
Floating Point Processor Manual Am9511A/Am9512 Technical Manual





Advanced Micro Devices

Am9511A/Am9512 Floating Point Processor Manual

The International Standard of Quality guarantees a 0.05% AQL on all electrical parameters, AC and DC, over the entire operating range.

INT STD SOU

@ 1986 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

Printed in U.S.A.

TABLE OF CONTENTS

| 1.1 | PTER 1 - AN INTRODUCTION TO FLOATING POINT What Is a Floating Point Number? When Should Floating Point Be Used? | 1 1 | |
|-----------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------|--|
| CHAF 2.1 2.2 2.3 | PTER 2 - FLOATING POINT FORMATS Commonly Used Floating Point Bases Comparisons of the Three Commonly Used Bases | 2 2 2 2 2 | |
| 3.1 3.2 3.3 | PTER 3 - FLOATING POINT ARITHMETIC Introduction Floating Point Add and Subtract Floating Point Multiply Floating Point Divide | 3 | |
| 4.1 4.2 4.3 4.4 | PTER 4 - DATA CONVERSION Introduction Binary Fixed Point to Floating Point 0 Floating Point to Binary Fixed Point 1 Decimal to Binary Floating Point Conversion 11 Binary to Decimal Floating Point Conversion 2 Binary to Decimal Floating Point Conversion 2 | 6 6 4 | |
| 5.1 5.2 5.3 | PTER 5 - SINGLE-CHIP FLOATING POINT PROCESSORS 2: Introduction 2: Am9511A Arithmetic Processor 2: Am9512 Floating Point Processor 2: | 3 | |
| 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 | PTER 6 - SOME INTERFACE EXAMPLES 2. Introduction 2. Am8080A to Am9511A Interface 2. Am8080A to Am9511A Interface 2. Am8085A to Am9511A-1 Interface 2.0 Am8085A to Am9511A-1 Interface 2.0 Am8085A to Am9511A Interface 2.0 Am8085A to Am9512A Interface 2.1 Am8085A to Am9512A Interface 2.1 Am8085A to Am9512A Interface 2.0 Am9512A Interface 2.0 Am8512A Interface 2.0 Am28002 to Am9512A Interface 2.0 Am28002 to Am9512 Interface 2.0 Am28002 to Am9512 Interface 3.0 Am28002 to Am9512 Interface 3.0 Am8512A Inte | 4 4 4 5 5 5 7 7 7 7 7 9 9 | |
| 7.1 7.2 7.3 7.4 7.5 | PTER 7 - Am9511A INTERFACE METHODS 3 Introduction 3 Demand/Wait 3 POII Status 3 Interrupt Driven 3 Interrupt Driven 3 DFER 8 - FLOATING POINT EXECUTION TIMES 4 | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | |
| 8.1 8.2 8.3 8.4 | Introduction 4 Floating Point Add/Subtract Execution Times 4 Floating Point Multiply/Divide Execution Times 4 Double-Precision Floating Point Execution Times 4 Double-Precision Floating Point Execution Times 4 | 3 3 3 | |
| 9.1 9.2 9.3 9.4 | PTER 9 - TRANSCENDENTAL FUNCTIONS OF Am9511A. 50 Introduction 50 Chebyshev Polynominals 50 The Function CHEBY and ENTIER 50 Sine 51 | | |
| 9.5 9.6 9.7 9.8 9.9 9.10 9.11 9.12 | Natural Logarithm | 22 22 23 33 33 | |

TABLE OF CONTENTS (Cont.)

| | 4 Square Root | | 53 . 55 | |
|------|-------------------------------------------------------------------|-----|------------|--|
| BEE | FERENCES | | 56 | |
| | PENDIX A. Am9511A DATA SHEET | | | |
| | | | | |
| APF | PENDIX B, Am9512 DATA SHEET | | 85 | |
| APP | PENDIX C, DESIGNER'S CHECKLIST | | 104 | |
| | | | | |
| | | | | |
| | ILLUSTRATI | ONS | | |
| EIC | TITLE | | | |
| rid. | | | | |
| 3.1 | Floating Point Add/Subtract Flowchart | | | |
| 3.2 | Floating Point Multiply Flowchart | | | |
| 3.3 | Floating Point Divide Flowchart | | | |
| 4.1 | Fix To Float Conversion Flowchart | | | |
| 4.2 | Float To Fix Conversion Flowchart | | | |
| 4.4 | Decimal To Binary Floating Point Conversion Flowchart | | | |
| 4.5 | Decimal To Binary Floating Point Conversion Programs | | | |
| 1.6 | Binary To Decimal Floating Point Conversion Flowchart | | | |
| 1.7 | Binary To Decimal Floating Point Conversion Programs | | | |
| 3.1 | Am9080A To Am9511A Interface | | | |
| | Am9080A To Am9512 Interface | | | |
| 3.3 | Am8085A To Am9511-1 Interface | | 26 | |
| 5.4 | Am8085A To Am9512-1 Interface | | | |
| 3.5 | Z80 To Am9511A Interface | | | |
| | Z80 To Am9512 Interface | | | |
| 5.7 | MC6800 To Am9511A Interface | | | |
| | MC6800 To Am9512 Interface | | | |
| 5.9 | AmZ8002 To Am9511A Interface AmZ8002 To Am9512 Interface | | | |
| 7.1 | Demand/Wait Programming | | | |
| 7.2 | Status Poll Programming Interface | | | |
| 7.3 | Interrupt Driven Programming | | | |
| 7.4 | DMA Interface Programming | | | |
| | High-Performance Configuration | | | |
| 9.1 | Sine | | | |
| 9.2 | Cosine | | 51 | |
| | Inverse Sine | | | |
| | Tangent | | | |
| | Inverse Cosine | | | |
| | Inverse Tangent | | | |
| | e ^x | | | |
| | Natural Logarithm | | | |
| 9.9 | Square Root | | 54 | |
| | | | | |
| | TABLES | | | |
| | | | | |
| | | | | |
| | Am9511A vs LLL BASIC Floating Point Add/Subtract Execution T | | | |
| | Am9512 vs Intel FPAL LIB Floating Point Add/Subtract Execution | | | |
| | Am9511A vs LLL BASIC Floating Point Multiply/Divide Execution | | | |
| | Am9512 vs Intel FPAL LIB Floating Point Multiply/Divide Execution | | | |
| | Am9512 Double Precision Add/Subtract Execution Times | | | |
| .6 | Am9512 Double Precision Multiply/Divide Execution Times | | 49 | |

CHAPTER 1 AN INTRODUCTION TO FLOATING POINT

1.1 WHAT IS A FLOATING POINT NUMBER?

The numbers we encounter every day, such as 12, 34.56, 0.0789, etc., are known as fixed point numbers because the decimal point is in a fixed position. Such numbers are fairly closely matched in magnitude and within about ten orders of magnitude from unity. Examples of such numbers are found in bank accounts, unit prices of store items and paychecks.

When a scientist writes the value of Avogadro's number, he writes 6.0225×10^{23} . Similarly he would express Planck's constant as 6.626196×10^{-27} erg sec.

As we can observe, the number $+6.0225 \times 10^{23}$, consists of 4 parts:

Sign -

The sign of the number (+ or -). The plus sign is usually assumed when no sign is shown.

Montingo

Sometimes also known as the fraction. The mantissa describes the actual number. In the example, the mantissa is 6.0225.

xnonent -

Sometimes also known as the characteristic. The exponent describes the order of magnitude of the number. In the example, the exponent is 23.

Base -

Sometimes also known as the radix. The base is the number base in which the exponent is raised. In the example, the base is 10

The parts of a floating point number can then be represented by the following equation:

$$F = (-1)S \times M \times BE$$

where

F = floating point number

S = sign of the floating point number, so that S = 0 if the number is positive and S = 1 if the number is negative

M = mantissa of the floating point number

B = base of the floating point number

E = exponent of the floating point number

1.2 WHEN SHOULD FLOATING POINT BE USED?

Although floating point numbers are useful when numbers of very different magnitude are used, they should not be used indiscriminately. There is an inherent loss of accuracy and increased execution time for floating point computations on most computers. Floating point computation suffers the greatest loss of accuracy when two numbers of closely matched magnitude are subtracted from each other or two numbers of opposite sign but almost equal magnitude are added together. Therefore, the Associative Law in arithmetic

$$A + (B + C) = (A + B) + C$$

does not always hold true if B is of opposite sign to A and C and very similar in magnitude to either A or C.

In most computers, hardware floating point multiply and divide takes approximately the same amount of execution time as hardware fixed point multiply and divide, but hardware floating point add and subtract usually takes considerably more time then hardware fixed point add and subtract. If the computer lacks floating point hardware, all floating point computations will consume more CPU time than fixed point computations.

CHAPTER 2 FLOATING POINT FORMATS

2.1 COMMONLY USED FLOATING POINT BASES

The following three number bases are commonly used in floating point number systems:

- 1) Binary The base is 2.
- 2) Binary Code Decimal (BCD) The base is 10.
- 3) Hexadecimal The base is 16.

2.2 COMPARISONS OF THE THREE COMMONLY USED BASES

Binary

The main advantages of the binary floating point format are relative ease of hardware implementation and maximum accuracy for a given number of bits. On the negative side, the conversion of an ASCII (American Standard Code for Information Interchange) decimal string to and from a binary floating number is difficult and time consuming. In commercial applications where input and output are always decimal character strings, the binary floating point numbers with have an inherent rounding error because numbers such as 0.1₁₀ cannot be represented exactly with a binary floating point number.

BCD -

The advantages and disadvantages of the BCD floating point numbers are just the opposite of the binary floating point numbers. BCD floating point is most commonly used in commercial applications where the computations involved are usually simple and input/output is always in the form of decimal ASCII strings.

Hexadecimal -

The hexadecimal floating point numbers have similar advantages and disadvantages as the binary floating point when compared with the BCD floating point format. When the same number of bits of exponent and mantissa are used, the hexadecimal floating point gives a considerably larger dynamic range than the binary floating point format. For example, for a 7-bit exponent, the largest positive number that can be represented in the hexadecimal floating point is approximately 1684 (approximately 1.16 x 1077. The smallest non-zero positive number that can be represented is 16-64 (approximately 8.64 x 10-78). By comparison, the largest and smallest positive numbers that can be represented in a 7-bit exponent binary system are approximately 1.84 x 1019 and 5.42 x 10-20 respectively.

An advantage of the hexadecimal floating point system over the binary point system is that during normalization and denormalization of the floating point numbers the hexadecimal system requires far fewer shifts compared with the binary system, because the hexadecimal system shifts four places at a time and most binary systems shift only one place at a time. For more sophisticated systems where normalization and denormalization can be done in one operation, this advantage does not exist. Most present-day systems do not fall in this category.

This disadvantage of the hexadecimal system is the loss of precision as compared with the binary system when the number of mantissa bits are the same. Since the three most significant bits could be zero when the first digit of the hexadecimal is a 1, this leads to a loss of 3 bits of accuracy in the worst case. However, assuming uniform distribution of numbers, the average loss of accuracy is only 11/15 bits. The above comparison assumes the binary system does not use an "implied 1" (Section 2.4). The loss of accuracy in a hexadecimal system compared with a binary system using an "implied 1" and same number of bits of mantissa is 4 bits in the worst case and 1 and 11/15 bits on the average.

2.3 DIFFERENT EXPONENT FORMATS

Two types of exponents used in floating point number systems are the biased exponent and the unbiased exponent. An unbiased exponent has a two's complement number. An exponent said to be biased by N (or excess N notation), means that the coded exponent is formed by adding N to the actual exponent in two's complement form. Any overflow generated from the addition is ignored. The result becomes an unsigned number. Most common floating point systems use a biased exponent. Blased exponents are used to simplify floating point hardware. During floating point computations, arithmetic operations such as add and subtract need to be performed on the exponents of the operands. If a biased exponent is used, the arithmetic logic unit (ALU) needs only to perform unsigned arithmetic. If an unbiased exponent is used, the ALU must perform two's complement arithmetic, and overflow conditions are more difficult to detect.

2.4 "IMPLIED 1"

Most floating point numbers must always be presented to the computer in "normalized" form (i.e., the most significant digit of the manifiss is always non-zero, except if the number is zero). For a binary floating point system, this would mean the leading binary bit of the manifissa is always 1 (except when the number is zero). In some floating point number systems, such as Am9512 format, this 1 bit is not represented on input or output to the floating point processor. The extra bit can be used for one more bit of exponent range.

CHAPTER 3 FLOATING POINT ARITHMETIC

3.1 INTRODUCTION

This chapter describes the basic principles of performing arithmetic with floating point numbers. First, the internal mechanism of floating point is analyzed. The following discussion uses the Am9512 single precision format although the discussion can apply to other formats with only minor modifications. The operands are assurmed to be located in a stack. The first operand is called TOS (top of stack) and the second operand is called NOS inext on stack).

3.2 FLOATING POINT ADD AND SUBTRACT

Floating point add and subtract use essentially the same algorithm. The only difference is that floating point subtract changes the sign of the floating point number at top of stack and then performs the floating point add.

The following is a step-by-step description of a floating point add algorithm (Figure 3.1):

- a. Unpack TOS and NOS.
- b. The exponent of TOS is compared to the exponent of NOS.
- c. If the exponents are equal, go to step f.
- d. Right-shift the mantissa of the number with the smaller exponent
- e. Increment the smaller exponent and go to step b.
- f. Set sign of result to sign of larger number.
- g. Set exponent of result to exponent of larger number.
- h. If sign of the two numbers are not equal, go to m.
- Add mantissas.
- Right-shift resultant mantissa by 1 and increment exponent of result by 1.




Figure 3.1. Floating Point Add/Subtract Flowchart

- k. If the most significant bit (MSB) of exponent changes from 1 to 0 as a result of the increment, set overflow status.
- I. Round if necessary and exit.
- m. Subtract smaller mantissa from larger mantissa.
- n. Left-shift mantissa and decrement exponent of result.
- If MSB of exponent changes from 0 to 1 as a result of the decrement, set underflow status and exit.
- p. If the MSB of the resultant mantissa = 0, go to n.
- Round if necessary and exit.

3.3 FLOATING POINT MULTIPLY

Floating point multiply basically involves the addition of the exponents and multiplication of the mantissas. The following is a step-by-step description of a floating point multiplication alsorithm (Floure 3.2):

- a. Check if TOS or NOS = 0.
- b. If either TOS or NOS = 0, Set result to 0 and exit.
- c. Unpack TOS and NOS.

- d. Convert EXP (TOS) and EXP (NOS) to unbiased form: EXP (TOS) = EXP (TOS) - 127₁₀
- EXP (NOS) = EXP (NOS) 127₁₀ e. Add exponents:
 - EXP = EXP (TOS) + EXP (NOS)
- If MSB of EXP (TOS) = MSB of EXP (NOS) = 0 and MSB of EXP = 1, then set overflow status and exit.
- g. If MSB of EXP (TOS) = MSB of EXP (NOS) = 1 and MSB of EXP = 0, then set underflow status and exit.
- Convert exponent back to biased form:
 EXP = EXP + 127₁₀
- If sign of TOS = sign of NOS, set sign of result to 0; otherwise, set sign of result to 1.
- j. Multiply mantissas.
 k. If MSB of resultant mantissa = 1, right-shift mantissa by 1 and increment exponent of resultant.
- If MSB of exponent changes from 1 to 0 as a result of the increment, set overflow status.
- m. Round if necessary and exit.




Figure 3.2. Floating Point Multiply Flowchart

3.4. FLOATING POINT DIVIDE

The floating point divide basically involves the subtraction of exponents and the division of mantissas. The following is a step-by-step description of a division algorithm (Figure 3.3):

- a. If TOS = 0, set divide exception error and exit.
- b. If NOS = 0, set result to 0 and exit.
- c. Unpack TOS and NOS.

of

of

- d. Convert EXP (TOS) and EXP (NOS) to unbiased form: EXP (TOS) = EXP (TOS) - 127₁₀ EXP (NOS) = EXP (NOS) - 127₁₀
- e. Subtract exponent of TOS from exponent of NOS: EXP = EXP (NOS) - EXP (TOS)
- If MSB of EXP (NOS) = 0, MSB of EXP (TOS) = 1, and MSB of EXP = 1, then set overflow status and exit.

- If MSB of EXP (NOS) = 1, MSB of EXP (TOS) = 0, and MSB of EXP = 0, then set underflow status and exit.
- h. Add bias to exponent of result: EXP = EXP + 127₁₀
- If sign of TOS = sign of NOS, set sign of result to 0, else set sign of result to 1.
- j. Divide mantissa of NOS by mantissa of TOS
- k. If MSB = 0, left-shift mantissa and decrement exponent of resultant, or else go to n.
- If MSB of exponent changes from 0 to 1 as a result of the decrement, set underflow status.
- m. Go to k.
- n. Round if necessary and exit.




Figure 3.3. Floating Point Divide Flowchart

CHAPTER 4 DATA CONVERSION

4.1 INTRODUCTION

This chapter describes how to convert fixed point binary integer, declinal ASCII (American Standard Code for Information Interchange) string to floating point and floating point to decimal ASCII string. These conversion methods are useful because few real-world inputs and outputs are in floating point format. When human interface is involved, the real-world interface is usually a decimal ASCII string. If the data are collected through some automatic means such as an A/D converter, counters, etc., the input is usually in the form of fixed point binary or BCD integers. In this chapter, the floating point format is assumed to be the Am9512 single precision format.

4.2 BINARY FIXED POINT TO FLOATING POINT

The input to this routine is assumed to be a 32-bit two's complement number and the output is a binary floating point number of

Am9512 format. Figure 4.1 shows the flow chart of such a program and Figure 4.2 shows an Am9080A assembly language subroutine that accomplishes this task.

The data format used in the assembly language conversion is as follows:

Fixed Point -

Two's complement number that occupies 4 consecutive memory locations with the most significant byte residing in low memory. To address the number, the pointer points to the low address.

Floating Point -

Am9512 floating point format that occupies 4 consecutive memory locations. The sign and 7 bits of the exponent resides in the low address. To address the number, the pointer points to the low address.




Figure 4.1. Fix to Float Conversion Flowchart

```
LOC OBJ
              LINE
                          SOURCE STATEMENT
                           PAGEWIDTE (80) MACROFILE
                 2 :
                           ***********
                           SUBROUTINES TO CONVERT FIX TO FLOAT
                           AND FLOAT TO FIX POINT FORMATS
                  7:
                          8:
                 9;
                           NAME CONTT
                 10
              11;
                12
                           PUBLIC FXTOFL. FLTOFX
                 13 ;
                          EXTRN QMOVE, QTEST, QNEG, QLSL, QLSR, QCLR
                 14
               15;
                          CSEG PAGE
                16
                 17
                           FIX TO FLOAT CONVERSION ROUTINE
                 18;
                          TO CALL THE PROGRAM,
                 19;
                           BL = POINTER TO THE FIXED POINT NUMBER
                 20 ;
                         DE = POINTER TO THE FLOATING POINT NUMBER
                 21 ;
                           ACC AND PSW ARE ALTERED BY THE SUBROUTINE
                 22 ;
                        ALL OTHER REGISTERS ARE NOT DISTURBED
               23 ;
                 24 ;
                 25 FXTOFL: PUSH B
                                       SAVE BC REGISTER PAIR
0000 C5
                                       ; SAVE DESTINATION POINTER
0001 D5
                 26
                           PUSH D
0002 E5
                 27
                          PUSH H
                                       ; SAVE SOURCE POINTER
                                        COPY FIXED PT NO. INTO FLOAT
                           CALL OMOVE
0003 CD0000
                 28
                                         PUT FLOAT POINTER IN HL
                 29
                          XCHG
0006 EB
                         CALL QTEST
0007 CD0000
            E
                 30
                                       TEST IF NO. = Ø?
000A CA4D00 C
                 31
                         JZ RETN
                                        ;YES - JUMP
                 32 ;
                        THE NUMBER IS NOT ZERO, INIT. SIGN AND EXP
                 33;
                 34 ;
                           MVI B.Ø ; P REG = SIGN
                 35
000D 0600
                           MVI C.23+127 ; C REG = EXPONENT + BIAS
                 36
goof ge96
                 37 ;
                           TEST IF THE NUMBER IS NEGATIVE
                 38 ;
                 39 ;
                           MOV A,M
                                        GET MSE FROM FLOAT
0011 7E
                 40
                           ORA A
                                          ; SET FLAGS
0012 B7
                 41
                           JP FX10
                                        JUMP IF NO. IS POSITIVE
0013 F21B00
               42
                 43 ;
                           THE FIXED POINT NUMBER IS NEGATIVE
                 44 :
                 45 ;
                           NEGATE NUMBER AND SET SIGN = 1
                 46 ;
                 47
                           MVI B,80H
                                        SET SIGN TO SØH
0016 0680
                                         ; NEGATE NUMBER IN FLOAT
0018 CD0000
                 48
                           CALL QNEG
                 49;
                           TEST IF MOST SIGNIFICANT BYTE OF FLOAT = 0
                 50 ;
                 51 ;
                                        GET MSB OF FLOAT
                 52 FX10: MOV A.M
001F 7E
                           ORA A
                                        ; SET FLAGS
001C B7
                 53
                                         JUMP IF MSB = Ø
001D CA2C00 C
                           JZ FX20
                 54
```

```
LINE
                        SCURCE STATEMENT
LOC OBJ
                55 ;
                          MSB NOT ZERO, RIGHT SHIFT REQUIRED
                56;
                57 ;
                58 FX15:
                          INK C
                                        ; INC. EXP BY 1
                                      ; LOGICAL SHIFT RIGHT OF FLOAT
                          CALL QLSR
0021 CD0000 E
                59
                                      ;TEST IF MSB = Ø
                          MOV A.M
0024 7E
                60
0025 B7
                61
                          ORA A
                                        ; SET FLAGS
                                      ; NOT ZERO, SHIFT SOME MORE
                62
                          JNZ FX15
0026 C22000 C
                                     ; ZERO, SHIFT COMPLETE
                63
                          JMP FX30
ØØ29 C33BØØ
                64 ;
                          MSB = 0, TEST IF LEFT SHIFT REQUIRED
                65 ;
                          MOV D.H
002C 54
                67 FX20:
                       MOV E.L ; PUT FLOAT POINTER INTO DE
002D 5D
                68
002E 13
                69
                          INX D
                                        ; POINT TO NEXT MSB OF FLOAT
                70 FX25:
                         IDAX D
                                      GET NEXT MSB
002F 1A
0030 B7
                                        ; SET FLAGS
                71
                          ORA A
                                    ; DONE IF BIT 23 = 1
0031 FA3B00
               72
                          JM FX30
                       DCR C ; DEC. EXP BY 1
0034 0D
                73
0035 CD0000 E 74
                         CALL OLSL ; LOGICAL LEFT SHIFT OF FLOAT
                     JMP FX25 ; TRY AGAIN
0038 C32F00
          C 75
              76;
                77 : SHIFT COMPLETE, MANTISSA FORMED IN FLOAT
                78 ;
                                  GET NEXT MSB OF FLOAT
003B 1A
       79 FX30: LDAX D
                                     STRIP OFF HIDDEN "1"
003C E67F 80 ANI 7FH
                                     ; PUT IT BACK IN MEMORY
                       STAX D
003E 12
                81
003F 79
                82
                          MOV A,C
                                     GET EXPONENT
0040 OF
           83
                                     ; ROTATE RIGHT
                          PRC
                          MOV C,A
                                     ; PUT ROTATED EXP. BACK IN C
; EXTRACT LSB OF EXPONENT
0041 4F
              84
                85
                        ANI 80H
0042 E680
                86
                         XCHG
                                        ; PUT NEXT MSB POINTER IN HL
0044 EB
                      ORA M
                                      COMBINE MSB OF MANTISSA WITH EX
0045 B6
0246 77
               88
                        MOV M.A
0047 EB
                89
                          XCHG
                                      RESTORE POINTERS
0048 79
                90
                          MOV A.C
                                        GET ROTATED EXPONENT
                                      STRIP OF LSB
0049 E67F
              91
                          ANI 7FH
                                        ; COMBINE EXP WITH SIGN
004B B0
                92
                          ORA B
004C 77
                       MOV M,A ;SET MSB OF FLOAT
               93
                94 ;
                95 ;
                          CONVERSION COMPLETE, RETURN TO CALLER
                96 ;
                                      ; RESTORE ALL REGISTERS
004E E1
           97 RETN: POP H
                      POP D
004E D1
              98
004F C1
                99
                          POP B
             100
                                      RETURN TO CALLER
0050 C9
                         RET
              101 ;
               102 ;
                          FLOAT TO FIX CONVERSION ROUTINE
                        TO CALL THE PROGRAM
               103 ;
                          HL = POINTER TO THE FLOATING POINT NUMBER
               104 ;
                        DE = POINTER TO THE FIXED POINT NUMBER
              105;
               106;
                       ON RETURN
              107 ;
                         A REG = Ø AND Z FLAG = 1 IF NO ERROR
                          A = 1 AND Z FLAG = Ø IF OVERFLOW ERROR
               108 ;
```

Figure 4.2. Float to Fix Conversion Flowchart (Cont.)

```
LOC OBJ
               LINE
                          SOURCE STATEMENT
                 109;
                             OTHER REGISTERS ARE NOT DISTURBED
                 110 ;
                 111 FLTOFX: PUSH B
                                             SAVE ALL REGISTERS
                             PUSH D
0052 D5
                 112
0053 E5
                113
                             PUSH H
                                             ; COPY FLOAT TO FIX
                             CALL QMOVE
0054 CD0000 E
                 114
                                             :TEST IF INPUT NO. = 0?
0057 CD0000
          E
                 115
                             CALL QTEST
                                             ; RETURN IF INPUT IS ZERO
005A CAA200 C 116
                             JZ FL40
                 117 ;
                             EXTRACT SIGN AND EXPONENT FROM FLOATING PT NO.
                 118 ;
                 119;
                             XCHG
                                             ; HL POINTS TO FIX
005D EB
                120
005E 7E
              121
                            MOV A,M
                                             GET MSB
                                             ; EXTRACT SIGN BIT
005F E680
                122
                             ANI 80H
                             MOV B, A
                                             SAVE SIGN IN B
                123
0061 47
0062 7E
                 124
                             MOV A,M
                                             GET MSB AGAIN
                             RLC
                                             ; MULTIPLY BY 2
0063 07
                125
              126
                           ANI OFFH
                                             STRIP OF LSB
0064 E6FE
                             MOV C,A
0066 4F
                 127
                                             ; SAVE IN C
                                             POINT TO NEXT MSB
0067 23
                 128
                             INX H
0068 7E
                 129
                             MOV A.M
                                             GET NEXT MSB
                                             MOVE LSB OF EXP INTO CARRY
0069 07
               130
                             RLC
                                             SKIP IF NO CARRY
                 131
                             JNC $+4
006A D26E00
                                             PROPAGATE CARRY INTO EXP
006D 0C
                 132
                             INR C
                             MOV A.M
                                             GET NEXT MSB
006E 7E
                 133
006F F680
                 134
                             ORI 80H
                                             ; SET HIDDEN BIT
                             MOV M,A
0071 77
                 135
                                             FRESTORE NEXT MSB
                                             NOW HL POINTS TO MSB AGAIN
0072 2B
                 136
                             DCX H
0073 3600
                 137
                             MVI M.Ø
                                             ; CLEAR MSB
           138
                                             GET BIASED EXPONENT
                           MOV A,C
SUI 127
0075 79
0076 D67F
                 139
                                            STRIP OFF BIAS
                                            ; EXP < Ø. RETURN ZERO AS RESULT
0078 FAA700 C
                 140
                             JM ZERO
                             CPI 31
                                             ; CHECK IF EXP > 31
007B FE1F
                 141
                            JNC OVFL
                                             JUMP IF NUMBER IS TOO LARGE
007D D2AD00
                 142
            C
                           SUI 23
0080 D617
                 143
                                            SUBTRACT EXP BY 23
                                             ; NO SHIFT REQUIRED, CHECK SIGN
             C
                            JZ FL30
0082 CA9A00
                 144
                            MOV C,A
                                             ; SAVE SHIFT COUNT
                 145
0085 4F
                                             ; COUNT < Ø. RIGHT SHIFT
0086 DA9300
                 146
                             JC FL20
                 147 ;
                             COUNT > Ø. LEFT SHIFT REQUIRED
                 148 ;
                 149 ;
                                             ;LOGICAL SHIFT LEFT
                 150 FL10:
                             CALL QLSL
0089 CD0000
                             DCR C
008C 0D
                 151
                             JNZ FL10
             C
008D C28900
                 152
                             JMP FL30
0090 C39A00
                 153
                 154 ;
                             COUNT < Ø. RIGHT SHIFT REQUIRED
                 155;
                 156 ;
                                             ;LOGICAL SHIFT RIGHT
0093 CD0000
             F
                 157 FL20:
                             CALL QLSR
                             INR C
0096 0C
                 158
                             JNZ FL20
0097 C29300
                 159
                 160 ;
                             SHIFT COMPLETE, CHECK SIGN AND EXIT
                 161;
                 162
                                            GET SIGN
009A 78
                 163 FL3Ø:
                             MOV A. B
```

| LOC | OBJ | LINE | | SOURCE STATEMENT | |
|------------------------------|------------------------|------------------------------|--------|---------------------------------------|-----------------------------------------------------------------------|
| | B7 F2A200 CD0000 | 164 C 165 E 166 167 | | ORA A JP FL40 CALL QNEG | ;SET FLAGS ;PLUS SIGN, SKIP NEGATION ;MINUS SIGN, NEGATE NUMBER |
| | | 168 169 | ; | CLEAR ERROR FLA | G AND RETURN |
| 00A2 00A3 00A4 00A5 | E1 D1 | | FL40: | XRA A POP H POP D POP B | ; RESTORE ALL REGISTERS |
| ØØA6 | | 174 175 | | RET | |
| | | 176 177 | ; | ZERO FIX POINT | NUMBER AND RETURN |
| | C3A200 | E 178 C 179 180 | ZERO: | CALL QCLR JMP FL40 | ;CLEAR FIX POINT NUMBER ;RETURN |
| | | 181 182 | ; | SET OVERFLOW FL. | AG AND RETURN |
| 00AF | 3E01 B7 C3A300 | 183 184 C 185 186 | OVFL: | MVI A,1 ORA A JMP FL40+1 END | ; SET A REG ; SET Z FLAG ; RESTORE REG. AND RETURN |
| | | | | | |
| | SYMBOLS C 0051 | FXTOFL | C 0000 | | |
| | AL SYMBOLS | | | | |
| QCLR QNEG | E 0000 | QLSL QTEST | E 0000 | QLSR E 0000 | QMOVE E 0000 |
| USER ST | MBOLS | | | | |
| | | | | | |

FL30 C 009A

FX15 C 0020

FXTOFL C 0000

QLSR E 0000

RETN C 004D

FL40 C 00A2

FX20 C 002C

QMOVE E 0000

OVFL C ØØAD

ZERO C 00A7

ASSEMBLY COMPLETE, NO ERRORS

FX25

QCLR

QNEG

FL10 C 0089 FL20 C 0093 FLTOFX C 0051 FX10 C 001F

C 002F FX30 C 003B E 0000 QLSL E 0000

E 0000 QTEST E 0000

```
SCURCE STATEMENT
LCC OBJ
                LINE
                         PAGEWIDTH (80) MACROFILE
                   1 5
                             *****
                             CUADRUPLE PRECISION SUBROUTINES
                   6
                             ********
                   7
                   8
                   C
                             PUBLIC OMOVE.QTEST.QNEG.QLSL.QLSR.QCLR
                  10;
                  11
                  12
                             MOVE 4 BYTES POINTED TO BY HL
                  13 ;
                             TO 4 BYTES POINTED BY DE
                  14
                             M(DE) = M(HL)
                  15 ;
                                            ; SAVE ALL REGISTERS
0000 C5
                  17 CMOVE:
                             PUSH B
                  18
                             PUSH D
0001 D5
                  19
                             FUSH H
0002 E5
0003 0604
                  20
                             MVI B.4
                                            GET BYTE FROM M(HL)
0005 7E
                  21 QM10:
                             MOV A.M
                                            STORE BYTE IN M(DE)
0006 12
                  22
                             STAX D
                                            ; BUMP SOURCE POINTER
0007 23
                  23
                             INX H
                                             ; PUMP DESTINATION POINTER
                             INX D
0008 13
                  24
                  25
                             DCR B
0009 05
                                            ; UNTIL 4 TIMES
                  26
                             JNZ OM10
000A C20500
                                             RESTORE ALL REGISTERS
000D F1
                  27
                             FOP H
                             POP D
000E D1
                  28
000F C1
                  29
                             POP B
0010 C9
                  30
                  31 ;
                             TEST 4 BYTES POINTED TO HL FOR Ø
                  32 ;
                  33 ;
                             M(HL) = 0?
                  34 ;
                                             ; SAVE HL
                  35 QTEST: PUSH H
0011 E5
                                             GET FIRST BYTE
0012 7E
                  36
                             MOV A.M
                  37
                             INX H
2013 23
                                             ; COMBINE WITH 2ND BYTE
                  38
                             ORA M
0014 B6
0015 23
                  39
                             INX H
                                             COMBINE WITH 3RD BYTE
                             ORA M
0016 B6
                  40
                             INX E
0017 23
                  41
                                             COMBINE WITH 4TH BYTE
                  42
                             CRA M
0018 B6
                                             RESTORE HL
                  43
                             FOP H
0019 E1
001A C9
                  44
                             RET
                  45 ;
                             NEGATE THE QUAD PRECISION NUMBER POINTED TO BY H
                  46;
                          M(HL) = - M(HL)
                  47 ;
                  48
                  49 QNEG:
                             PUSH B
                                             ; SAVE BC
001B C5
001C 23
                             INX H
                                             ; MOVE HL TO LSB
                  50
                  51
                             INX F
001D 23
                             INX H
001E 23
                  52
                  53
                             MVI B.4
001F 0604
```

Figure 4.2. Float to Fix Conversion Flowchart (Cont.)

```
SCURCE STATEMENT
LOC OBJ
                   LINE
                54 ORA A ; CLEAR CARRY
55 ON10: MVI A,0 ; CLEAR A WITHOUT AFFECTING CARRY
0021 B7
0022 3E00 55 ON10: TV1 a, v
0022 3E00 56 SBE M
0025 77 57 MOV M,A
0025 77
0026 2B 58 DCX H
0027 05 59 DCR B
0027 05 60 JNZ QN10
002R 23 61 INX H ; RESTORE HL
002C C1 62 FOP E ; RESTORE EC
0021 C9
                        63
                                      RET
                        64 ;
                        65;
                                      LOGICAL SHIFT LEFT 4 BYTES POINTED TO HL
                        66; M(HL) = LSL(M(HL))
67;
              67;
68 QLSL: FUSH B ;SAVE BC
69 INX H ;MOVE POINTED TO LSB
70 INX H
71 INX H
72 MVI B.4
73 ORA A ;CLEAR CARRY
74 OLSL10. MOV A M
002E C5
002F 23
0030 23
0031 23
0032 0604
0034 B7
               74 QLSL10: MOV A,M
75 RAL
76 MOV M,A
0035 7E
0037 77 76 MOV M.A
0038 2B 77 DCX H
0039 05 78 DCR B
003A C23500 C 75 JNZ QLSL10
003D 23 80 INX H ; RESTORE HL
003E C1 81 POP B ; RESTORE BC
003F C9 82 RET
0036 17
                        83 ;
84 ;
                                      LOGICAL RIGHT SHIFT OF 4 BYTES POINTED TO BY HL
                        85; M(HL) = LSR(M(HL))
0040 C5 86 ; PUSH B

0041 E5 88 FUSH H

0042 0604 89 MVI B,4

0044 B7 90 ORA A
                                                             SAVE BC
                                                          ; SAVE HL
0041 E5 86 FUSH H
0042 0604 89 MYI B,4
0044 B7 90 CRA A,
0045 7E 91 QLSR10: MOV A,M
0046 1F 92 RAR
0047 77 93 MOV M,A
0048 23 94 INX B
                                                      ; CLEAR CARRY
004A C24500 C 96 JNZ QLSR10
004D E1 97 POP H ; RESTORE HL
004E C1 98 POP B ; RESTORE EC
                     99
                                    RET
004F C9
                        100 ;
                       102 ;
103 ;
                        101;
                                      CLEAR 4 BYTES POINTED TO BY HL
                                      M(HL) = 0
                   103 Y CLR: FUSH H
105 XRA A
106 MOV M,A
107 INX H
108 MOV M,A
0050 E5
0051 AF
0052 77
0053 23
0054 77
```

Figure 4.2. Float to Fix Conversion Flowchart (Cont.)




Figure 4.2. Float to Fix Conversion Flowchart (Cont.)

The following is a step-by-step description of the algorithm used in the conversion example:

- a. Copy the fixed point number into the location of the floating point number.
- b. Test the floating point number to see if it is zero. c. Return to caller if the number is zero.
- d. The sign is defaulted to 0 (plus).
- e. Default the actual exponent to 23. This is the exponent that would be valid if no shift is required, i.e., the most significant 1 is in bit position 23. Since the Am9512 format has a bias of 12710 the bias is added to the default value to make the default exponent 23₁₀ + 127₁₀ = 150₁₀.
- f. If bit 31 in the floating point register = 1, then the input number is a negative number. The number in the floating point register is negated (two's complement negation) and the sign is
- g. If bits 24-31 of the floating point register are all zeroes, then

- the input number has an exponent less than or equal 23. The program transfers to step i for possible left shifts. Otherwise the program falls through to h.
- h. Bits 24-31 are not all zeroes. This means the magnitude of the fixed point number is greater than 223. The floating point register is right-shifted one place and the exponent is incremented by 1.
- Test bits 24-31 again for all zeroes. If they are not all zeroes, repeat step h. If bits 24-31 are all zeroes, shifting is complete and the program transfers to step I.
- j. Bits 24-31 are all zero. If bits 23 = 1, no more shifting is required and the program transfers to step I.
- Left-shift floating point register. Decrement exponent by 1 and repeat step j. Shifting is complete. The exponent is stored into bits 23-30.
- (The original bit 23, the "hidden 1" is overwritten). m. Store the sign into bit 31 of the floating point register.
- n. Return to caller.

4.3 FLOATING POINT TO BINARY FIXED POINT

Figure 4.2 shows the flowchart of a floating point to fixed point conversion flowchart. An Am9080A assembly language sub-routine that implements to flowchart is shown in Figure 4.3. The following is a step-by-step description of the algorithm:

- Copy the floating point number into the fixed point register.
- b. If the floating number is zero, return to caller.
- c. Unpack the floating point number from the fixed point register by removing the exponent and sign. The exponent (in the unbiased form) and the sign are stored in CPU registers. The "Hidden 1" is restored in the fixed point register.
- d. If exponent is less than 0, zero fixed point register and exit.
- e. If exponent is larger than 31, set overflow flag and exit.
- f. Subtract 23 from exponent to derive the shift count.
- g. If the adjusted exponent is greater than zero, the original

- exponent is greater than 23, the program transfers to step j to left shift fixed point register, or else it falls through to step h.
- h. If the exponent = 0, shift is complete and the program transfers to step I.
 i. Right-shift the fixed point number one position and increment
- the exponent by 1. Repeat step h.

 i. Left-shift the fixed point number by one position and decre-
- ment the exponent by 1.

 k. If the exponent is not zero, repeat step j; or else, the pro-
- gram falls through to step I.

 I. Test the original sign of the floating point number. If sign is
- positive skip step m.
 m. If the sign is negative, negate the number in the fixed point register (two's complement).
- n. Return to caller.




Figure 4.3. Fix to Float/Float to Fix Conversion Subroutines

4.4 DECIMAL TO BINARY FLOATING POINT CONVERSION

When a programmer works with binary floating point numbers, it is often necessary to convert decimal numbers into binary floating point notation to enter the desired numbers into the machine. Figure 4.4 shows the flowchart of such a conversion program and force 4.5 shows a BASIC program that does the conversion.

The program uses an array A of 32 elements. Each element of the array corresponds to one bit of the floating point number: A(31) is the sign bit, A(30) to A(23) represent the exponent and A(22) to A(0) represent the mantissa. Other variables used are as follows:

- D The decimal number entered from console
- E The exponent of the binary floating point number
- H An index to the hexadecimal string with range 0-15
- H\$ An ASCII string of all hexadecimal characters used for hexadecimal output

An integer used for loop index

 A number used for comparison when unpacking the exponent and the mantissa

M - The mantissa of the binary floating point number

The following equation converts a floating point number from one base to another:

Let E₂ = Exponent of new number

M₂ = Mantissa of new number

B₂ = Base of new number

 N_1 = Original number

Given N₁ and B₂, the equations used to solve E₂ and M₂ are:

$$E_2 = INT (LOG (N_1)/LOG (B_2))$$

 $M_2 = N_1/(B_2 * * E_2)$




Figure 4.4. Decimal to Binary Floating Point Conversion Flowchart

```
REM
10
20 REM
  DIM A(32)
H$ = "0123456789ABCDEF"
PRINT "INPUT DECIMAL NO
30
40
50
           "INPUT DECIMAL NO. ";
60
    INPUT D
           CLEAR BINARY ARRAY
70
   REM
80
   FOR I = Ø TO 31
90
   A(I) = \emptyset
100 NEXT I
110 IF D = 0 THEN 450
120 IF D < 0 THEN A(0) = 1
130 D = ABS(D)
140 REM FIND THE EXPONENT
150 E = INT(LOG(D)/LOG(2)) + 1
160 M = D/2 E
170 REM FORM BINARY ARRAY FOR EXPONENT
180 IF E < 1 THEN 250
190 J = 128
200 FOR I = 1 TO 7
210 J = J/2
220 IF E >= J THEN A(I) = 1 : E = E - J
230 NEXT I
240 GOTO 320
250 REM E IS LESS THAN 1
260 A(1) = 1
270 J = -64
280 FOR I = 2 TO 7
290 J = J/2
300 IF E >= J THEN A(I) = 1 ELSE E = E - J
310 NEXT I
320 REM FORM BINARY ARRAY FOR MANTISSA
330 J = 1
340 FOR I = 8 TO 31
350 J = J/2
360 IF M >= J THEN A(I) = 1 : M = M - J
370 NEXT I
380 REM FORM HEXADECIMAL NUMBER AND OUTPUT IT
390 FOR I = 0 TO 31 STEP 4
400 \text{ E} = 8*A(I) + 4*A(I+1) + 2*A(I+2) + A(I+3)
410 PRINT MID$ (H$, H+1,1);
420 NEXT I
430 PRINT
440 GOTO 50
450 PRINT "00000000"
460 GOTO 50
```

```
10
     REM
 20
     REM
 30
     REM
 40
     REM
 50
     DEFINT A,I,H
 60
     DIM A(32)
 70 H$ = "0123456789ABCDEF"
 80
     REM
         CLEAR BINARY ARRAY A(@) TO A(31)
 90
     REM
 100 REM
 110 FOR I = 0 TO 31
 120 A(I) = 0
 130 NEXT I
 140 REM
 150 REM
            INPUT A DECIMAL NUMBER FROM CONSOLE
 160 REM
 170 PRINT
 180 INPUT "ENTER DECIMAL NUMBER"; D
 190 REM
 200 REM
            CHECK IF INPUT NUMBER IS ZERO
 210 REM
 220 IF D <> 0 THEN 280 230 PRINT "00000000"
 240 GOTO 180
 250 REM
 260 REM
           INPUT IS NOT ZERO, CHECK IF IT IS NEGATIVE
 270 REM
 280 IF D < 0 THEN A(31) = 1 : D = -D
 290 REM
300 REM
           FIND THE UNBIASED EXPONENT
310 REM
320 E = INT(LOG(D)/LOG(2))
330
    REM
340 REM
           FIND THE MANTISSA
350 REM
360 M = D/2 E
370 REM
380 RFM
           FIND THE BIASED EXPONENT
390 REM
400 E = E + 127
410 REM
420 REM
           FORM BINARY ARRAY FOR EXPONENT
430 REM
440 J = 256
450 FOR I = 30 TO 23 STEP - 1
460 J = J/2
470 IF E >= J THEN A(I) = 1 : E = E - J
480 NEXT I
490 REM
          FORM BINARY ARRAY FOR MANTISSA
500 REM
510 REM
520 M = M - 1 : REM STRIP OFF "HIDDEN 1"
530 J = 1
540 FOR I = 22 TO Ø STEP -1
550 J = J/2
560 IF M >= J THEN A(I) = 1 : M = M - J
570 NEXT I
580 REM
590 REM
          FORM HEXADECIMAL NUMBER AND OUPUT TO CONSOLE
600 REM
610 FOR I = 31 TO 0 STEP -4
620 H = 8*A(I) + 4*A(I-1) + 2*A(I-2) + A(I-3)
630 PRINT MID$ (H$, H+1,1);
640 NEXT I
650 GOTO 110
              b) Decimal String to Am9512 Floating Point Format
```

Figure 4.5. Decimal to Binary Floating Point Conversion Programs (Cont.)

```
10 REM
20
    REM
30
    PEM
40
   REM
50
    DEFINT H,I,S : DIM H(8)
60
    REM
           INPUT BINARY FLOATING POINT IN HEXADECIMAL
70
    REM
80
    INPUT "ENTER AN 8 DIGIT HEXADECIMAL NUMBER"; H$
90
100 REM
           UNPACK HEXADECIMAL NUMBER INTO A BINARY ARRAY
110 REM
120 REM
130 FOR I = 0 TO 7
140 \text{ C} = \text{MID} (\text{H} \cdot \text{I} + 1.1)
150 H(I) = ASC(C$)
160 IF (H(I) < 48 OR H(I) > 70) THEN 530
170 IF (H(I) > 57 AND H(I) < 65) THEN 530
180 H(I) = H(I) - 48
190 IF H(I) > 9 THEN H(I) = H(I) - 7
200 NEXT I
210 REM
           FIND THE SIGN OF THE NUMBER
220 REM
230 REM
240 S = 0
250 IF H(\emptyset) > 7 THEN S = 1
260 REM
          FIND THE EXPONENT OF THE NUMBER
270 REM
280 REM
290 E = 32*(H(0) AND 7) + 2*H(1) + (H(2) AND 8)/8 - 127
300 REM
310 REM
          FIND THE MANTISSA OF THE NUMBER
320 REM
330 \text{ H(2)} = \text{H(2)} \text{ AND } 7
340 M = 1
350 \text{ FOR I} = 2 \text{ TO } 7
360 \text{ M} = \text{M} + \text{H(I)/2}(3+4*(I-2))
370 NEXT I
380 REM
390 REM
         FIND THE NUMBER BY COMBINING EXPONENT & MANTISSA
400 REM
410 N = (2^{E}) * M
420 REM
430 REM
          CHECK SIGN TO SEE IF NEGATION REQUIRED
440 REM
450 IF S = 1 THEN N = -N
460 REM
470 REM
          OUTPUT DECIMAL NUMBER
480 REM
490 PRINT N : GOTO 90
500 REM
          ILLEGAL INPUT DETECTED, ABORT
510 REM
520 REM
530 PRINT "INPUT ERROR. UNKNOWN CHARACTER ";C$;"" : GOTO 90
```

```
150 D = ABS(D)
    160 REM FIND THE UNBAISED EXPONENT
    170 E = INT(LOG(D)/LOG(2))
    180 REM USE ITERATIVE LOOP TO FIND 2 E BECAUSE
    190 REM EXPONENTIATION IS NOT EXACT T = 2°E
    210 IF E = 0 THEN 320
    220 IF E > 0 THEN 280
    230 REM THE EXPONENT IS NEGATIVE
    240 FOR I = -1 TO E STEP -1
    250 T = T/2
    260 NEXT I
    270 GOTO 320
    280 FOR I = 1 TO E
    290 T = 2*T
    300 NEXT I
    310 REM FIND THE MANTISSA AND BIASED EXPONENT
    320 M = D/T
    330 E = E + 1023
    340 REM FORM BINARY ARRAY FOR EXPONENT
    350 J = 2048
   360 FOR I = 1 TO 11
   370 J = J/2
   380 IF E >= J THEN A(I) = 1 : E = E - J
   390 NEXT I
   400 REM FCRM BINARY ARRAY FOR MANTISSA
   410 M = M - 1#
   420 J = 1
   430 FOR I = 12 TO 63
   440 J = J/2
   450 IF M >= J THEN A(I) = 1 : M = M - J
   460 NEXT I
   470 REM FORM HEXADECIMAL NUMBER AND OUTPUT IT
   480 FOR I = 0 TO 63 STFP 4
490 H = 8*A(I) + 4*A(I+1) + 2*A(I+2) + A(I+3)
   500 PRINT MID$(H$, H+1,1);
   510 NEXT I
   520 PRINT
   530 GOTO 80
   540 PRINT "000000000000000000"
   550 GOTO 80
```

c) Decimal String to Am9512 Floating Point — Double Precision Format

```
10 REM
20 REM
30
  DEFDBL A-G, K-Z
   DEFINT I,J
35
40
    DIM C(16)
    INPUT "INPUT 16 DIGIT HEXADECIMAL NUMBER "; H$
50
    REM UNPACK HEXADECIMAL NUMBER INT A BINARY ARRAY
70 FOR I = 0 TO 15

80 C$ = MID$(H$,1+1,1)

90 C(I) = ASC(C$) - 48

100 IF C(I) < 0 THEN 250
60
110 IF C(1) > 10 THEN C(1) = C(1) - 7
120 IF C(1) > 15 THEN 290
130 NEXT I
140 REM FIND SIGN OF NUMBER
150 S = 0
180 E = 256*(C(0) AND 7) + 16*C(1) + C(2) - 1023
190 REM FIND MANTISSA OF NUMBER
200 C(2) = C(2) AND 7
190 REM FIND MARKIDS OF NO. 220

200 C(2) = C(2) AND 7

210 M = 1

220 FOR I = 3 TO 15

230 M = M + C(I)/2 (4*(I-2))
240 NEXT I
250 N = (2^E) * M
260 IF S = 1 THEN N = -N
270 PRINT N
280 GOTO 50
290 PRINT "INPUT ERROR"
300 GOTC 50
```

c) Double Precision Decimal Number

4.5 BINARY TO DECIMAL FLOATING POINT CONVERSION

horder to read the value of a binary floating point number stored in a computer, it is often useful to convert it to a decimal number so a person can visualize the number. The conversion from binary to decimal is somewhat simpler than from decimal to binary. The following is an algorithm to convert a binary number into a decimal number:

- Unpack the binary floating point number into sign (S), unbiased exponent (E) and mantissa (M).
- b. Obtain the decimal value of the exponent using an integer binary to decimal conversion routine.
- c Obtain the decimal value of the mantissa using a fractional binary to decimal conversion routine.
- d Obtain the decimal value using

(-1)S x 2E x M

The flowchart in Fig. 4.6 and the basic program in Fig. 4.7 illustrate an example of such a conversion. The following is a description of the variables used in the basic program:

- C\$ A single ASCII character used during unpacking of the input string.
- E The exponent of the binary floating point number.

 H(0)-H(7) = Each element of the array represents the value of each hexadecimal ASCII character entered. That is, each element has the value 0 to 15.
- H\$ The input string, which should be an 8-digit hexadecimal number. Characters entered after the eighth character are ignored.
 - An integer used for loop index.
- M The mantissa of the binary floating point number.
- N The decimal floating point number.




Figure 4.6. Binary to Decimal Floating Point Conversion Flowchart

```
10 REM
      20 REM
30 REM
 40 DIM C(8)
50 PRINT INPUT 8 DIGIT HEXADECIMAL NUMBER:
60 INPUT 85
70 REM UNPACK HEXADECIMAL NUMBER INTO BINARY ARRAY
80 FOR I = 0 TO 7
90 C$ = MID$(H$,I+1,1)
90
  100 REM CHECK IF INPUT IS ZERO
110 IF H$ <> "000000000" THEN 140
120 PRINT "0"
      130 GOTO 50
      140 \text{ C(I)} = ASC(C$) - 48
      150 IF C(I) < 0 THEN 370
      160 IF C(I) > 10 THEN C(I) = C(I) - 7
      170 IF C(I) > 15 THEN 370
      180 NEXT I
      190 REM CHECK IF INPUT IS NORMALIZED
      200 IF (C(2) AND 8) > 0 THEN 230
210 PRINT "INPUT NOT NORMALIZED FLOATING POINT NO."
      220 GOTO 50
      230 REM FIND SIGN OF NUMBER
      240 S = 0
      250 IF C(0) > 7 THEN S = 1
      260 REM FIND EXPONENT OF NUMBER
      270 E = 16*(C(0) AND 7) + C(1)
      280 REM FIND MANTISSA OF NUMBER
      290 M = 0
      300 FOR I = 2 TO 7
      310 M = M + C(I)/2^{(4*(I-1))}
      320 NEXT I
      330 N = (2°E) * M
      340 IF S = 1 THEN N = -N
      350 PRINT N
      360 GOTO 50
370 PRINT "INPUT ERROR
      380 GOTO 50
```

CHAPTER 5 SINGLE-CHIP FLOATING POINT PROCESSORS

5.1 INTRODUCTION

Until recently, floating point computation has been implemented either in software or in hardware with MSI/SSI (medium-scale integration) devices. The former method involves considerable programming effort and the resulting product susually very slow. It also consumes valuable main memory space for the floating point routines. The latter method involves using hundreds of ICs, which requires considerable development effort, and the resulting product is expensive to manufacture and requires considerable power and space. With the advent of LSI (large-scale integration) technology in recent years, it becomes possible to put a complete hardware floating point processor into a single IC.

The advantages of the single-chip LSI floating point processor compared to previous hardware implementation are as follows:

Low development cost -

The cost of developing an interface to a single-chip floating point processor should be less than 10 percent of the cost of developing a complete hardware floating point processor.

Low production cost -

The cost of producing and testing of hardware floating point boards is at least several hundred dollars whereas the cost of a single-chip processor is only a small fraction of that cost.

Improved reliability -

Most electronic failures occur at the interface level. By combring all the logic inside a single device, the number of connections in the system is drastically reduced. Hence reliability is increased.

Less power consumption -

The single-chip processor typically draws less than 5 percent of the power of an MSI/SSI implementation.

Less space -

The single-chip processor usually fits on the same board as the CPU, thus requiring one or two fewer boards than the MSI/SSI solution.

Get product to market sooner -

Due to less effort required both for development and production, using single-chip processors will shorten the design cycle of a new product.

The advantages of the single-chip LSI floating point processor over software floating point computation methods are:

Enhanced execution speed -

Hardware floating point processors typically execute floating point arithmetic five to 50 times faster than software. If the floating point processor allows concurrent CPU execution, the overall throughput is even further enhanced for applications

where the CPU can do other meaningful tasks during a floating point computation.

Low development cost -

The cost of developing a comprehensive software floating point package often involves many manmonths of programming effort. With a hardware processor, programming is drastically reduced because the floating point computation algorithm is precoded inside the hardware processor.

Less main memory required -

Since the floating point processors contain the computation algorithm on chip (often in microcode), it could save a few thousand bytes of main memory. This should be important in applications where CPU has limited addressing space.

Improved portability -

With the advent of new microprocessors in rapid frequency, software often must be rewritten when upgrading from one CPU to another. When using the hardware processors, rewriting the floating point routines is eliminated.

The first LSI single-chip floating processors available commercially were introduced by Advanced Micro Devices. AMD introduced the Am9511 Arithmetic Processor unit in 1977 and the Am9512 Floating Point Processor unit in 1979.

5.2 Am9511A ARITHMETIC PROCESSOR

This pioneer single-chip arithmetic processor interfaces with most popular 8-bit microprocessors such as Am9080A, Am8085, MC6800 by Motorola and 280 by Zillog, It can also be used for 16-bit microprocessors such as AmZ8000,* but its performance with such 16-bit microprocessors is somewhat hindered by its 8-bit external data bus.

Although the external interface is only 8 bits wide, the Am9511A internally is a 16-bit microprogrammed, stack-oriented floating point machine. It includes not only floating point operations but fixed point as well. In addition to the basic add, subtract, multiply and divide operations, transcendental derived functions are also included. A data sheet of Am9511A is included in Appendix A.

5.3 Am9512 FLOATING POINT PROCESSOR

The Am9512 is a follow-up to the Am9511A. Although the hardware interface between the two chips is similar, the data formats are different.

The Am9512 supports two data types: 32-bit binary floating point and 64-bit binary floating point. The formats adopted are compatible with one of the proposed IEEE formats. Unlike the Am9511A, the Am9512 does not have any of the derived transcendental functions. A description of the Am9512 is included in Appendix B.

CHAPTER 6 SOME INTERFACE EXAMPLES

6.1 INTRODUCTION

This chapter describes examples of interfacing some of the popular microprocessors to the Am9511A and Am9512 singlechip floating point processors. The examples given are for conceptual illustration only, minor timing details may need to be modified for systems running at nonstandard clock ratio.

6.2 Am9080A TO Am9511A INTERFACE

Figure 6.1 illustrates a sample interface for an Am9080A 8-bit microprocessor to an Am9511A. The system controller that interfaces to the Am9511A is an Am8238 and not an Am8228 because the IOW (or MEMW) from the Am8228 will appear too late to put the Am9080A into the WAIT state. This could cause possible overwriting of Am9511A internal registers.

In the example illustrated, the \overline{CS} input comes from an address comparator Am25LS2521 (8-bit comparator). Note that the chip select decoder must not be strobed with \overline{DR} or \overline{DW} because doing so will cause \overline{CS} to go LOW after \overline{DR} or \overline{DW} went LOW. The Am9511A chip select to read or write time has a minimum setup time of 0. Strobing the chip select decoder will cause the setup time to be negative and cause the Am9511A to malfunction.

Note that the Am9511 CS (but not the Am9511A) requires a high-to-low transition for every read or write cycle. This means that the address decode should be as explicit as possible to quarantee a low-to-high transition on the address decode. In Fig. 6.1, only low-order address focations are used and an Am9080A program cannot form a read/write loop in 2 bytes; a transition on the address comparator is guaranteed. If using 4-bit comparator instead of 7-bit comparator, the program could form a read/write loop in 16 bytes. If the loop memory address always coincides with the Am9511 I/O address, there will not be a transition on the comparator output and the Am9511 will not function properly. Although the Am9080A duplicates the I/O address on Ag-A15, these address lines should not be used for Am9511 address decode because if the program is executing in a region where the upper 7 bits of address match the Am9511 I/O port number, no chip-select transition may occur.

The example shows an interrupt driven interface. At the end of every Am9511A operation, the END signal goes LOW. This causes the Am9080A to go into an interrupt-acknowledge sequence. Since the INTA on the Am8238 is pulled to +12V through a 1K resistor, the data bus is pulled to all 1's during the interrupt-acknowledge cycle. This generates an RST 7 instruction to the




Figure 6.1. Am9080A to Am9511A Interface

Am9808.1 The Am9808.0 stores the current program counter on the stack and jumps to location 38H to execute the interrupt handling routine. By pulling the EACK HIGH, the END output will stay LOW until the first read/write operation is performed on the Am95114, thus clearing the interrupt request.

6.3 Am9080A TO Am9512 INTERFACE

Figure 6.2 illustrates an example of interfacing the Am9512 to the Am9800A. The principal timing difference between the Am9511A and the Am9512 is that the PAUSE follows RD or WR in the Am9514 whereas the PAUSE follows CS in the Am9512.

Two additional gates (74LS08 and 74LS32) are inserted in the PAUSE to RDYIN line. Otherwise, during a memory cycle in which the memory address bits 1 to 7 match the I/O address of the AmS512, the PAUSE will go LOW. Since there will be no IOR or IOW in that cycle to reset the PAUSE, the system will be dead-locked. The additional gates allow the PAUSE to pass through only if the current cycle is an I/O cycle. Strobling the chip select decoder with IOR or IOW will not work because that will create a negative chip select to RD or WR setup time, which is not permitted with the Am9512. Other considerations about the chip-select decoding are the same as discussed in Section 6.2.

The 74LS32 gate shown at the top of Figure 6.2 allows either END or ERR to interrupt to CPU. The CPU can read the status register of the Am9512 to determine the source of the interrupt.

6.4 Am8085A to Am9511-1 INTERFACE

In a typical Am8085A system, the system clock rate is 3MHz. The Am9511A-1 is selected because the Am9511A-1 has as a maximum clock rate of 3MHz. The Am8085A has an earlier ready setup window compared with the Am9080A. If the PAUSE signal is connected directly to the READY input to the Am8085A, the READY line will be pulled down too late for the Am8085A to go into the WAIT state. The 74LS74 is used for forcing one WAIT state when the Am9511-1 is accessed. After the first WAIT state, the 74LS74 O output is reset to HIGH and the PAUSE of the Am9511-1 controls any additional WAIT states if necessary. The chip-state decoder is strobed with IO/M signal to prevent Am9511-1 responding to memory accesses when bits 9 to 15 of the memory address coincides with Am9511-1 1/2 oddress.

6.5 Am8085A TO Am9512-1 INTERFACE

The Am9512 is designed specifically to interface to Am8085A. The interface is straightforward and no additional logic is required. The Am9512-1 is used instead of Am9512 because the typical Am8085A system runs at 3 MHz.

The ERR output and END output are connected to separate interrupt inputs so that the CPU can identify the souce of interrupt without reading the status register of the Am9512-1.

Since the chip-select decoder is strobed with the IO/\overline{M} signal, a transition is guaranteed with each I/O operation without the concern of insufficient address decode as in the Am980A to Am9511A or Am9512 interfaces.




Figure 6.2. Am9080A to Am9512 Interface




Figure 6.3. Am8085A to Am9511A-1 Interface




Figure 6.4. Am8085A to Am9512-1 Interface

6.6 Z80 TO Am9511A INTERFACE

Figure 6.5 illustrates a programmed I/O interface technique for Am9511A with a Z80 CPU.

The Chip Select (CS) signal is a decode of Z80 address lines Af-AT. This assigns the Am9511A to two consecutive addresses, an even (Data) address, and the next higher odd (Command) address. Selection between the Data (even) and the Command/Status (odd) ports is by the least significant address bit A0.

The ORG (input/Output Request) from the 280 is an enable input to the Am25LS139 decoder. The WR and RD from the 280 are the two inputs to the decoder. The outputs Y1 and Y2 are tied to WR and RD of the Am9511A. The PAUSE output of the Am9511 is consected to WAIT line of 280. The Am9511A outputs a LOW on PAUSE 150ns (max) after RD or WR has become active. The PAUSE remains LOW for 3.5 TCY + 50ns (min) for data read and LOW for 1.5 TCY + 50ns (min) for status read from Am9511A where TCY is the clock period at which Am9511A is running. Therefore, 280 will insert one to two extra WAIT states. The Mm511A put of the Company of the Com

6.7 Z80 TO Am9512 INTERFACE

The Am9512 interface to Z80 (Fig. 6.6) requires two more gates than the Am9511A interface to Z80. An inverter is added to the interrupt request line because the sense of the END/ERR signals

are different. The 74LS32 is added in the wait line because the Am9512 PAUSE will go LOW whenever chip select on the Am9512 poes LOW. In Fig. 6.6 the chip-select input can go LOW during second or third cycles of an instruction when the memory address matches the Am9512 I/O addressed. If the 74LS32 ORgate is omitted, the WAIT input on the Z80 will go LOW and the system will be deadlocked. Strobing the chip-select decoder will not work because this would cause a negative chip select to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ time on the Am9512.

The chip select decoder in this example is strobed with $\overline{\rm M1}$. This accomplishes a dual purpose. It not only guarantees a chip select transition on every $I/{\rm O}$ cycle, it also prevents the chip select to go LOW during an interrupt acknowledge cycle. This is vital because $\overline{\rm IORO}$ is also LOW during that cycle. Without the $\overline{\rm M1}$ strobe, $\overline{\rm CS}$ might go LOW and cause PAUSE to go LOW which will again cause the system to deadlock.

6.8 MC6800 TO Am9511A INTERFACE

Figure 6.7 shows interface of a Motorola MC6800 microprocessor to an Am9511A. The MC6800 has no explicit l/O instructions. All l/O devices are treated as memory locations. Therefore the chip-select input of the Am9511A is derived from a decode of address lines Δ_1 to Δ_{15} . The decoder is strobed by VMA (Valid Memory Address) to produce a glitch-free output. The C/\overline{D} input of the Am9511A is connected directly to the Δ_0 of the MC6800 so that the even address selects the data port and odd address selects the status or command port. The \overline{RD} and \overline{WR} inputs to the Am9511A is derived by demultiplexing the $\phi 2$ and VMA and the R/\overline{W} signals.




Figure 6.5. Z80 to Am9511A Interface




Figure 6.6. Z80 to Am9512 Interface




Figure 6.7. MC6800 to Am9511A Interface

The Am9511A has a relatively long read access time. To read the Am9511A data or status registers, the RID pulse to the Am9511A must be stretched and the clock to the Am9511A clock must keep running because the read access time is a function of the propagation delay and the number of clock cycles. The MC6871A clock diver chip provides a perfect solution to the problem. It has a memory ready input to stretch the &2 HIGH time and a ZXFC free-running clock output that is not affected by memory ready input. The standard MC6800 uses a 1MHz clock so that 2XFC is a ZMHz, which is the ideal frequency for an Am9511A. When a CS to the Am9511A is decoded, the Am26502 one-shot is triggered to pull the memory ready line LOW for approximately 500ns. This allows the PAUSE output to take control of the memory ready. The one-shot is necessary because PAUSE will not go LOW soon enough to stretch out d 2 in the current cycle.

Since the MC6800 is a dynamic device and the clock input must not be stopped for more than 5 microseconds, the programmer must not perform operations other than a status read while a current command is still in progress. This avoids producing a PAUSE output longer than 5 microseconds. The programmer should check the status register to verify that the Am9511A is not busy before performing any operation other than a status read.

6.9 MC6800 TO Am9512 INTERFACE

The MC6800 interface to Am9512 (Fig. 6.8) is somewhat simpler than the MC6800 to Am9511A interface. All the discussions in Section 6.8 also apply to this section except for the one-shot.

Since the PAUSE output from the Am9512 follows the $\overline{\text{CS}}$ instead of $\overline{\text{RD}}$ or $\overline{\text{WR}}$, the memory ready signal can be directly driven by the PAUSE output. The only other addition is the inverter between the END output of the Am9512 to the $\overline{\text{IRO}}$ input.

The software considerations concerning the possibility of excessive PAUSE time discussed in the previous section also apply to the Am9512 interface.

6.10 AmZ8002 TO Am9511A INTERFACE

The Am9511A can also be interfaced to a 16-bit microprocessor such as the AmZ8002. Since the data bus of the Am9511A is only 8 bits wide, the operations performed must be byte-oriented.

The RD and WR inputs to the Am9511A can be obtained by demultiplexing the data strobe (DS) output of the Am28002. The data bus of the Am9511A can be connected to either the upper 8 bits or the lower 8 bits of the Am28002 data bus. If the Am9511A data bus is connected to the upper 8 bits (Fig. 6.9), the I/O address of the Am9511A is always even. If the Am9511A data bus is connected to the low 8 bits, the I/O address is always odd. The chip select is derived from a decode of A₂ to A₁₅. A₁ is used to select between data/status during READ and data/command during WRITE.

Due to the long READ access time of the Am9511A, the AmZ8002 must be put in a WAIT state for each READ access to the Am9511A. If the PAUSE output of the Am9511A is connected directly to the WAIT input of the AmZ8002, the PAUSE output will





Figure 6.8. MC6800 to Am9512 Interface



arrive too late to put the AmZ8002 into the WAIT state. The AmZ8195A 4-bit shift register is used to solve this problem. During each address strobe, the Ω_D output will be forced LOW if the select to the Am9511A is present. The Ω_D will remain LOW for two clock periods. If PAUSE is LOW during this period, the WAIT line will remain LOW because the Am25LS195A is held at the RESET state. After the PAUSE returns to high the Ω_D output will go HIGH after two clocks and the AmZ8002 can proceed with the current operation. An alternative method of handling the PAUSE line is use a one shot as in Figure 6.7.

6.11 AmZ8002 TO Am9512 INTERFACE

The AmZ8002 to Am9512 interface is similar to the AmZ8002 to Am9511A interface, except the PAUSE output of the Am2512 can be connected directly to the WAIT input of the AmZ8002. This is because the PAUSE output of the Am9512 follows the chip select instead of RD or WR and the AmZ8002 has sufficient time to go into the WAIT state. Figure 6.10 illustrates interfacing the Am9512 with the AmZ8002.




Figure 6.10. AmZ8002 to Am9512 Interface

CHAPTER 7 Am9511A INTERFACE METHODS

7.1 INTRODUCTION

Interfacing the Am9080A to the Am9511A can be accomplished in one of the following ways:

- 1. Demand/wait
- Poll status
- 3. Interrupt driven
- 4. DMA transfer

The various tradeoffs of these methods are discussed below. Although only the Am9080A and Am9511A are used as an example, the principle applies to any of the processors discussed in Chapter 6.

7.2 DEMAND/WAIT

This interface is the simplest both in terms hardware and software. The connection is shown in Fig. 6.1, except that the interrupt input to the Am980A need not be connected to the ENID output of the Am9511A. When this interface is used, the programmer can regard the Am9511A is as always ready for READ and WRITE operations. If the Am9511A is not ready, the PAUSE will go LOW to put Am9080A in the WAIT state. When the Am9511A has completed the current operation, the PAUSE will go HIGH and the suspended READ and WRITE will proceed. Figure 7.1 shows an example of a program that loads the data into the Am9511A, executes a command and retrieves the data from the Am9511A.

The drawback of this method is that concurrent processing by the CPU is not allowed, and the CPU also cannot respond to other interrupts or DMA requests in the system while it is in the WAIT state. In systems where above considerations are not important, this would be the preferred method. This interface is not applicable to MC6800 systems because the clock of the MC6800 may not be stretched beyond 5 microseconds.

7.3 POLL STATUS

The hardware interface of this method is the same as demand/wait. The software (Fig. 7.2) is slightly more complicated. When the CPU wants to READ or WRITE to the Am9511A, the status register is first read. If the most significant bit is a 1, the Am9511A is executing a command. The CPU should refrain from performing any operation on the Am9511A except loop back for another status read. When the MSB of the status is a 0, the Am9511A has finished executing the command and the program can fall through to perform a READ or WRITE to the Am9511A.

This method does not allow the CPU to perform useful concurrent tasks, but it does allow the CPU to respond to interrupts and DMA requests when it is in the status poll loop.

7.4 INTERRUPT DRIVEN

The hardware configuration of the interrupt driven method is shown in Fig. 6.1. The CPU would first load the APU data stack and then issue a command. During the command execution, the CPU would be able to perform other useful tasks in the system. When the Am9511A has linished the command, the END outgoes LOW to issue an interrupt request. When the interrupt request is acknowledged by the CPU, the CPU executes a routine to fetch from the Am9511A data stack and, if necessary, load up the data stack and issue another command.

This method is most suitable for real-time multitasking systems because concurrent execution of the CPU and APU is allowed. Figure 7.3 shows an example interrupt handler for Am9511A.

7.5 DMA TRANSFER

If ultimate system performance is required, the Am9511A data stack can be loaded and unloaded by a DMA controller such as the Am9517A. To achieve maximum throughput, two channels of the Am9517A DMA controller are used in the configuration shown. Channel 2 is used to load the Am9511A and channel 3 is used to unload the Am9511A result into the main memory. For real-time interrupt driven systems, an interrupt controller such as the Am9519A should also be used. Figure 7.5 shows the connection diagram of such a system and Figure 7.4 shows a sample program to drive such a system.

The following is the initializing sequence required only after power up or system reset:

- 1. The Command Register
 - Bit 0 = Don't care (applies to memory to transfer option)
 - Bit 1 = Don't care (applies to memory option)
 - Bit 3 = 0, Enable DMA controller
 - Bit 4 = 0, Normal timing
 - Bit 5 = 1. Extended write
 - Bit 6 = 0. DREQ active HIGH
 - Bit 7 = 0. DACK active LOW
- The mode register of channel 2:
- Read mode, auto initialize, address decrement, block mode
- The mode register of channel 3:
- Write mode, auto initialize, address increment, block mode
- The word count register of channel 2: Initialized to a count of 8
- 5. The word count register of channel 3:
- Initialized to a count of 4
- 6. Mask register:
- Mask register:
 Channels 2 and 3 cleared

The word count registers may need to be modified later if the word count desired is not the default value.

The following is a sequence of operations required for each Am9511A operation:

- The operand address is written to the base address register of channel 2 of the Am9517A.
- If the word count of the operand is different from the previous operation, the new word count is written to channel 2 of the Am9517A.
- The address of the result is written to the channel 3 base address register.
- 4. A software request is sent to channel 2.
- 5. The CPU performs other tasks.
- 6. An interrupt is received from channel 2 end of operation signal.
- The CPU writes the command word into the command register with MSB of the command word set to 1 to indicate DMA service required at end of operation.
- 8. The CPU is free to perform other tasks.
- An interrupt is received from channel 3 end of operation signal.
 The result is now is the desired location in main memory.

The above method offers maximum concurrent operation of an Am9080A and Am9511A system. If Am9512 is used instead of Am9511A, the mode of transfer of the Am9517A must be in single transfer mode to obtain a transition at the chip select input of the Am9512.

```
LOC OBJ
             LINE
                       SOURCE STATEMENT
                1 $
                        PAGEWIDTH(80) MACROFILE NOOBJECT
           2;
                3;
                         **************
                4 ;
                             PROGRAMS FOR CHAPTER 7 OF
              6
                             FLOATING POINT TUTORIAL
                         ********
               8;
     10
11
      9;
                         NAME CHAP?
     12;
                         AM9511A ARITHMETIC PROCESSING UNIT
             13;
                         I/O PORT ASSIGNMENT
              14;
aaca
                         ECU ØCØH
               15 APUDR
                                        ; AM9511A DATA PORT
             16 APU R EQU APUDR+1
                                        ; AM9511A STATUS PORT
00C1
              17 APUCR EQU APUSR
00C1
                                       AM9511A COMMAND PORT
            18 ;
                         AM9517A MULTIMODE DMA CONTROLLER
              19;
      20 ;
                            I/O PORT ASSIGNMENT
               21 ;
                         EQU ØBØH
BERB
               22 DMAC
                                        ; AM9517A BASE ADDRESS
          23 CH2ADR EQU DMAC+4
24 CH2CNT EQU DMAC+5
                                      CHANNEL 2 ADDRESS
00B4
00B5 24 CH2CNT
00B6 25 CH3ADR
                                        CHANNEL 2 BYTE COUNT
                         EQU DMAC+6
                                       CHANNEL 3 ADDRESS
                         EQU DMAC+7
00B7
               26 CH3CNT
                                       CHANNEL 3 BYTE COUNT
                         EQU DMAC+8
                                        COMMAND REGISTER
0038
               27 CMD17
                         EQU DMAC+9
00B9
               28 REQ17
                                       ; REQUEST REGISTER
            29 MOD17
ØØBB
                         EQU DMAC+ØBH
                                        MODE REGISTER
ØØBD
              3Ø CLR17
                         EQU DMAC+ØDH
                                        MASTER CLEAR
             31 MSK17
32 ;
                        EQU DMAC+ØFH
ØØBF
                                       ; MASK REGISTER
               33 ;
                         AM9519 UNIVERSAL INTERRUPT CONTROLLER
               34 ;
                                I/O PORT ASSIGNMENT
      35 ;
00C2
           36 UICDR
                         EQU ØC2H
                                        ; AM9519 DATA PORT
00C3
            37 UIC R
                         EQU UICDR+1
                                        ; AM9519 STATUS PORT
0003
               38 UICCR
                         EQU UICSR
                                        ; AM9519 COMMAND PORT
               39 ;
            40
                         CSEG
              41 ;
                         PROGRAM EXAMPLE FOR DEMAND WAIT INTERFACE
             42
               43 ;
                                ***** FIGURE 7.1 *****
               44 ;
               45;
                         TO CALL THE FOLLOWING PROGRAM.
               46 ;
                         ON ENTRY:
               47 ;
                         HL = POINTER TO THE FIRST OPERAND (NOS)
                         DE = POINTER TO THE SECOND OPERAND (TOS) PC = POINTER TO THE RESULT
               48 ;
               49;
               50 :
                         A = THE 2 OPERAND OPCODE
               51 ;
               52;
                         ON RETURN:
               53 ;
                         A = THE STATUS REGISTER OF AM9511A
               54;
                         ALL POINTERS ARE DESTROYED
```

Figure 7.1. Demand/Wait Programming

```
LOC OBJ
                LINE SOURCE STATEMENT
                   55 :
                   56 DEMAND: PUSH B
                                               ; SAVE RESULT POINTER
0000 C5
0001 F5
0002 010300
                   57
                               PUSH PSW
                                               ; SAVE OPCODE
                   58
                               LXI B,3
                               DAD B
0005 09
                   59
                                               MOVE SOURCE POINTER TO LSB
                   60;
                   61 ;
                               PUSH OPERAND #1 ONTO APU DATA STACK
                   62;
                              MVI B,4
0006 0604
                   63
                                               ; INIT LOOP1 COUNTER
                   64 DLOOP1: MOV A,M
                                               FETCH A PYTE FROM OPER 1
0008 7E
                                               ; PUSH ONTO APU DATA STACK
0009 D3C0
                   65
                               OUT APUDR
000B 2B
                   66
                              DCX H
                                               ; DEC. BYTE POINTER
000C 05
                   67
                              DCR B
                                               ; DEC. LOOP COUNTER
                              JNZ DLOOP1
000D C20800
                   68
                   69;
0010 EB
                   70
                              XCHG
                                               ; PUT OPERAND 2 POINTER IN HL
                              LXI B,3
0011 010300
                   71
0014 09
                   72
                              DAD B
                                               ; MOVE POINTER TO LSB
                   73 ;
                   74 ;
                               PUSH OPERAND #2 ONTO APU DATA STACK
                   75 ;
0015 0604
                   76
                               MVI B,4
0017 7E
                   77 DLOOP2: MOV A.M
                                              ; FETCH A BYTE FROM OPER 2
                   78
Ø018 D3C0
                              OUT APUDR
                                              ; PUSH ONTO APU DATA STACK
                                              ; DEC. BYTE POINTER
                   79
                              DCX H
001A 2B
                              DCR B
001B 05
                   80
                                             ; DEC. LOOP COUNTER
001C C21700
                   81
                              JNZ DLOOPS
                   82 ;
                   83;
                              OPERAND LOAD COMPLETE, WRITE COMMAND
                   84 ;
001F F1
                   85
                              POP PSW
                                               FRETRIEVE COMMAND OPCODE
0020 D3C1
                   86
                              CUT APUCR
                                               ; WRITE TO APU COMMAND PORT
                   87 ;
                   88;
                              READ DATA FROM STACK
                              IF THE APU IS NOT READY, THE PAUSE
                   89;
                              SIGNAL WILL PUT AM9080A INTO THE
                   90 ;
                   91 ;
                               WAIT" STATE UNTIL THE DATA IS READY
                   92 ;
                   93
                              POP B
ØØ22 C1
                                               ; RETRIEVE RESULT POINTER
                   94
                              MVI E.4
0023 1E04
                                               ; INIT LOOPS COUNTER
                   95 DLOOP3: IN APUDR
ØØ25 DBCØ
                                              FREAD APU STACK
0027 02
                   96
                              STAX B
                                              STORE RESULT IN MEMORY
0028 03
                   97
                               INX B
                   98
ØØ29 1D
                              DCR E
002A C22500
                   99
                              JNZ DLOOP3
                  100 ;
                             RETURN STATUS IN A
                  101 ;
                  102 ;
                              IN APUSR
002D DBC1
                  103
002F C9
                  104
                              RET
                  105 5
                              EJECT
```

| LOC | OBJ | | LINE | SOURCE STATEMENT |
|------|------------|---|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | | | 100 1 | |
| | | | 106; | SUBROUTINE FOR POLL STATUS INTERFACE ***** FIGURE 7.2 ****** L: PUSH B |
| | | | 107 ; | Axxx C C ddivid xxxx |
| | | | 100 : | TIGURE 1.2 |
| 2070 | 0.5 | | 109 , | T. DUCH D CAUT DECILIT DOINTED |
| | C5 | | 110 POI | F: FOOD D SONVE RESOLD TOTALER |
| | F5 | | 111 | TVI D 7 |
| | 010300 | | 112 | DAD B MOUE DOINTED TO ICE |
| COUN | 109 | | 110 | DAD B FINAL POINTER TO ESD |
| | | | 114) | CHECK IF AM9511A IS READY TO ACCEPT DATA |
| | | | 110 1 | |
| narc | DDC4 | | 110 , | 1: IN APUSR ; READ APU STATUS ORA A ; SET CPU FLAGS JM CHK1 ; LOOP BACK IF NOT READY |
| 0030 | DECI | | 117 688 | 1: IN APOSK FREAD APO SIAIOS |
| 0008 | E/ | 0 | 110 | TM CHY4 :IOOD BACK IF NOT BEADY |
| 8899 | LVOORA | C | 119 | JH CHAI FBOOT DAGA II NOI KEADI |
| | | | 120 ; | THE AM9511A IS READ IF FALLEN THROUGH |
| | | | 122 1 | THE WISSIIM IS VEWN IT LEREBEN THEOLOGIC |
| 2070 | 2021 | | 127 | MILT B 4 THE TOOMS COUNTED |
| DOOG | 0004 | | 124 PTC | OD1. MOV A M : PETCH FROM OPEDAND 1 |
| DOSL | PACA | | 124 PLC | Olim volind Shick onto abil Dama chack |
| 1000 | DOCE | | 125 | OOI VLONE ALONE DINCE ALONE SINCE |
| 0041 | CB CB | | 120 | DCD B :DEC. DILE FOINTED |
| 0042 | 037500 | 0 | 120 | THE DIAGRA |
| 0043 | 020800 | U | 128 | ONG PROOFI |
| 0040 | PD | | 129 , | THE AM9511A IS READ IF FALLEN THROUGH MVI B,4 ;INIT LOOP1 COUNTER OP1: MOV A,M ;FETCH FROM OPERAND 1 OUT APUDR ;PUSH ONTO APU DATA STACK DCX H ;DEC. BYTE POINTER DCR B ;DEC. LOOP COUNTER JNZ PLOOP1 XCHG LXI B,3 DAD B ;MOVE POINTER TO LSB |
| 0040 | 010700 | | 130 | TYT D X |
| 0047 | 010300 | | 131 | TAD B :MOUT DOINTED TO TED |
| 004A | 89 | | 132 | TWO D MOAT LOIMITH IO TOR |
| | | | | |
| | | | 134 ; | TOOL OIDAND WE ONTO ATO DATA STACK |
| 2242 | 0001 | | 135 ; | PUSH OPERAND #2 ONTO APU DATA STACK MVI B ,4 |
| 004B | 0004 | | 130 | ODS MOU THE TOTAL TOWN TO THE TOWN OF THE |
| 2245 | PZOO | | 137 PLC | OTHER ADDITION OF THE CONTRACT |
| 2004 | 1300 | | 136 | DOA H SINCE DAME BUINDED |
| 0000 | 25 | | 139 | TOD B DEC. DILE FOLKIER |
| 1000 | COADAG | 0 | 141 | THE DIOOPS , DIC. LOUP COUNTER |
| 0002 | 054766 | C | 142 * | ONG FLOOPE |
| | | | 142 1 | OPERANDS TOADED WRITE COMMAND |
| | | | 140 ; | |
| 2055 | F1 | | 144 ; | DOD DOW : DEMPIEUR OPCODE |
| | | | 145 146 | POP PSW ; RETRIEVE OPCODE CUT APUCR ; WRITE COMMAND TO APU |
| 0000 | D3C1 | | 146 147 ; 148 ; | COL AFOUR JURILE COMMINED TO AFC |
| | | | 147 ; | SET UP RESULT POINTER AND LOOPS COUNTER |
| | | | 148; | DEL OF RESULT FURTHER AND BOOTO COUNTER |
| aaso | 01 | | 150 | POP B ; RETRIEVE RESULT POINTER |
| 0000 | C1 1E04 | | 151 | POP B ; RETRIEVE RESULT POINTER MVI E,4 ; INIT LOOP3 COUNTER |
| 0009 | 1504 | | 152 ; | DATE TANK |
| | | | | WAIT UNTIL AM9511A FINISH EXECUTION |
| | | | 153 ; 154 ; | |
| agen | DDC1 | | 155 (1) | 2. IN ADDISE SPEAD ADDISTANTIS DODT |
| dCon | DECT | | 155 081 | ODA A COPT CTATUS PLACE |
| TCGG | PASDOG | | 150 | 2: IN APUSR ;READ APU STATUS PORT ORA A ;SET STATUS FLAGS JM CHK2 ;LOOP BACK IF NOT READY PUSH PSW ;SAVE APU STATUS |
| 1000 | DESCAI | U | 150 | DHEN DEW SAVE ADII STATIS |
| 0001 | 13 | | 158 | FORE TOW JORTE ATO STATES |
| | | | 160 | THE AM9511A PAS FINISHED EXECUTION |
| | | | 100 , | THE MISSIA PRO PINIONE DESCRIPTION |

Figure 7.2. Status Poll Programming Interface

| LOC | OBJ | | LINE | | SOURCE STATEMEN | NT |
|--------------|--------|---|-------------------|---------|--------------------|---------------------------------------------------|
| | | | 161 | į | READ F | RESULT |
| 0062 0064 | DBC0 | | 162 163 164 | PLOOP3: | IN APUDR STAX B | ; READ APU DATA STACK ; STORE RESULT IN MEMORY |
| ØØ65 ØØ66 | 03 | | 165 166 | | INX B DCR E | ; INC. MEMORY POINTER ; DEC. LOOP COUNTER |
| 0067 | 026200 | С | 167 168 | ; | JNZ PLOOP3 | |
| | | | 169 170 | ; | | PLETE, RESTORE STATUS IN A |
| 006A 006B | | | 171 | ů. | POP PSW RET | ; RESTORE APU STATUS |

```
LOC OBJ
             LINE
                      SOURCE STATEMENT
               174 ;
                           SUPROUTINES FOR INTERRUPT DRIVEN INTERFACE
               175 ;
                                  **** FIGURE 7.3 ****
               176;
               177
                           LOCATE INTERRUPT HANDLER IN RST 7 LOCATION
            178;
               179 ;
             180
                           ASEG
             181
                           ORG 38H
0038
              182 ;
                           PUSH PSW
                                           ; SAVE ALL REGISTERS USED
               183 EST7:
0038 F5
0039 C5
                           PUSH B
              184
003A E5
                           PUSH H
               185
003B 0604
                                           ; INIT LOOP COUNTER
                           MVI B.4
               186
003D 2A0000 D 187
                           LHID RSTPTR
                                           FETCH RESULT POINTER
               188 ;
               189 ILOOP1: IN APUDR
                                           FREAD RESULT FROM APU
0040 DBC0
                           MOV M,A
8842 77
              190
                                           STORE IT IN MEMORY
                           INX H
                                           BUMP MEMORY POINTER
0043 23
               191
0044 05
               192
                           DCR B
                                           DEC. LOOP COUNTER
                           JNZ ILOOP1
0045 C24000
               193
               194 ;
                           DONE, SET DONE FLAG AND RESTORE REGISTERS
               195 ;
               196;
0048 3E01
                           MVI A.1
               197
004A 320200 D 198
                           STA DONE
                           POP H
004D E1 199
884E C1
               200
                            POP B
                            POP PSW
884F F1
               201
0050 C9
               202
                           RET
               203 :
                            SUBROUTINE TO LOAD APU STACK AND SEND
               204 ;
                                      COMMAND WORD
               205 :
                206;
                            CALLING SQUENCE:
               207 :
                208 ;
                           ON ENTRY HL = POINTER TO MSB OF 8 BYTES
               209 ;
                                          OF OPERAND
                210 ;
                                     DE = POINTER TO 4 BYTES OF RESULT
                211 ;
                                      A = EXECUTION OPCODE
                212 ;
               213 ;
                           ON RETURN: ALL REGISTER ARE NOT AFFECTED.
                                       DONE FLAG CLEARED.
                214 ;
                215;
                216
                           CSEG
                217 ;
                           PUSH H
PUSH D
                                            SAVE OPERAND POINTER
006C E5
               218 LOAD:
                                           ; SAVE RESULT POINTER
006D D5
               219
                                           ; SAVE OPCODE
006E F5
               220
                            PUSH PSW
               221 ;
                                           ; OPER. OFFSET, E = LOOP2 CTR
806F 110800
                           LXI D.8
               222
                                           ; MOVE OPERAND POINTER TO LSB
0072 19
                           DAD D
                223
               224 ;
                           CHECK AM9511A STATUS
               225 ;
               226 ;
                                           ; READ AM9511 STATUS REG.
0073 DBC1
               227 LLOOP1: IN APUSR
                                            TEST FOR BUSY
0075 B7
                           ORA A
               228
```

Figure 7.3. Interrupt Driven Programming

| LOC | OBJ | | LINE | | SOURCE STATEMENT | |
|------|--------|-------|------|---------|------------------|-----------------------------|
| 0076 | FA7300 | C | 229 | | JM LLOOP1 | ; WAIT UNTIL NOT BUSY |
| | | | 230 | i | | |
| | | | 231 | 1 | LOAD AM9511 STA | ACK |
| 0070 | 2B | | | LLOOP2: | DCX H | ; DEC. OPERAND POINTER |
| 007A | | | 234 | | | FETCH 1 BYTE OF OPERAND |
| | D3CØ | | 235 | | CUT APUDR | LOAD APU DATA STACK |
| 007D | | | 236 | | DCR E | DEC. LOOP COUNTER |
| | C27900 | C | | | JNZ LLOOP2 | FDEC. BOOF COUNTER |
| BELL | 021900 | C | 238 | | JNZ LLOUPZ | |
| 0001 | 77.4 | | 239 | | POP PSW | GET OPCODE |
| 0081 | | | | | | |
| | D3C1 | | 240 | | OUT APUCR | ; WRITE TO APU COMMAND REG. |
| | 210200 | D | 241 | | IXI H, DONE | ARTEL PAUL DELLA |
| | 3600 | | 242 | | MVI M,Ø | CLEAR DONE FLAG |
| 0089 | | 21800 | 243 | | POP H | GET RESULT POINTER |
| | 220000 | D | | | SHLD RSTPTR | |
| ØØ8D | EB | | 245 | | XCHG | ; RESTORE DE REG. PAIR |
| Ø08E | E1 | | 246 | | PPH | ; RESTORE HL |
| 008F | C9 | | 247 | | RET | |
| | | | 248 | ; | | |
| | | | 249 | ; | RAM AREA | |
| | | | 250 | ; | | |
| | | | 251 | | DSEG | |
| | | | 252 | : | | |
| 0000 | | | | RSTPTR: | DS 2 | FRESULT POINTER |
| 0002 | | | | DONE: | DS 1 | ; DONE FLAG, 1 = DONE |
| 0000 | | | 255 | | EJECT | 7.000 |

CALLING SEQUENCE: 293 ; 294 ; ON ENTRY: HL = STARTING ADDRESS OF WRITE 295 : COMMAND SUBROUTINE 296; DE = STARTING ADDRESS OF SET 297 ; DONE FLAG SUBROUTINE 298 ; ON RETURN: NO REGISTERS ARE AFFECTED 299 ; 00B3 F3 300 INIT19: DI ; DISABLE ALL CPU INTERRUPTS 00B4 F5 301 PUSH PSW SAVE PSW 00B5 AF 302 XRA A 00B6 D3C3 303 OUT UICCR ; SOFTWARE RESET AM9519 00B8 3E88 304 MVI A,10001000B ; MODE WORD FOR MO-M4 00BA D3C3 305 OUT UICCR ; SET MØ-M4 00BC 3ECØ 3∅€ MVI A,110000000B ; SELECT AUTO CLEAR REG OUT UICCR 00BE D3C3 307 308 MVI A,000000011B ; SELECT CH 0 & 1 FOR AUTO CLR 0000 3E03 0002 D3C2 309 OUT UICDR 310 MVI A.10110000B ; SELECT MASK REGISTER 00C4 3EBØ

| LOC | OBJ | LINE | SOURCE STATEMENT | |
|------|--------------|-------------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0008 | D3C3 3EFC | 311 312 | | ;CLR CH Ø & 1 MASK REG. |
| | D3C2 | 313 | OUT UICDR | the SE to be a property |
| | 3EFØ | 314 315 | MVI A,11110000B | ; SEL CH Ø FOR 3 BYTES |
| | D3C3 3ECD | 316 | MVI A.ØCDH | ;9080A 'CALL' OPCODE |
| | D3C2 | 317 | CUT UICDR | , soon only or ord |
| 00D4 | | 318 | MOV A.E | GET CH Ø LOW ADDRESS |
| | D3C2 | 319 | OUT UICDR | |
| 00D7 | | 320 | MOV A,D | GET CH Ø HIGH ADDRESS |
| | D3C2 | 321 322 | OUT UICDR | ; SEL CH 1 FOR 3 BYTES |
| | 3EF1 D3C3 | 323 | OUT UICCR | , SEL CH I FOR S BILES |
| | 3ECD | 324 | MVI A.ØCDH | ;9080A 'CALL' OPCODE |
| | D3C2 | 325 | OUT UICDR | |
| 00E2 | | 326 | MOV A,L | GET CH 1 LOW ADDRESS |
| | D3C2 | 327 | OUT UICDR | |
| ØØE5 | 7C D3C2 | 328 329 | MOV A,H OUT UICDR | GET CH 1 HIGH ADDRESS |
| | 3EA1 | 330 | MVI A.10100001B | : ARM AM9519 |
| | D3C3 | 331 | OUT UICCR | , and the same of |
| ØØEC | | 332 | FOP PSW | RESTORE PSW |
| ØØED | | 333 | EI | ; ENABLE CPU INTERRUPTS |
| ØØEE | 09 | 334 335 ; | RET | |
| | | 336; | SUBROUTINE TO P | ERFORM AN EXECUTION WITH |
| | | 337 ; | | ANDS AND 4 BYTES OF RESULT |
| | | 338 ; | CALLING SEQUENC | |
| | | 339 ; | | ADDRESS OF OPERANDS |
| | | 340 ; 341 ; | | ADDRESS OF RESULT |
| | | 342 ; | | REGISTERS ARE NOT AFFECTED |
| | | 343 ; | OH REPORTED HER | Mada da ana ana ana ana ana ana ana ana a |
| ØØEF | F5 | 344 EXEC: | | SAVE OPCODE |
| | 320300 D | | STA OPCODE | ; INIT OPCODE STORAGE |
| 00F3 | | 346 | XRA A | ANTAR BOUR BIAS |
| 00F4 | 320400 D | 347 348 | STA DONE2 MOV A.L | ; CLEAR DONE FLAG |
| | D3B4 | 349 | OUT CHEADR | ; INIT CH 2 LOW ADDR |
| ØØFA | | 350 | MOV A,H | |
| | D3B4 | 351 | OUT CHEADR | ; INIT CH 2 HIGH ADDR |
| ØØFD | | 352 | MOV A,E | |
| | D3B6 | 353 354 | CUT CH3ADR MOV A.D | ; INIT CH 3 LOW ADDR |
| 0100 | D3B6 | 355 | CUT CH3ADR | INIT CH 3 HIGH ADDR |
| | 3E06 | 356 | MVI A.00000110B | |
| | D3B9 | 357 | OUT REQ17 | SOFTWARE REQ TO CH 2 |
| 0107 | | 358 | POP PSW | ; RESTORE PSW |
| 0108 | C9 | 359 | RET | |
| | | 360 ; 361 ; 362 ; | | ER #1 TO WRITE COMMAND WORD HEN AM9517A HAS FINISHED |
| | | 363 ; | | NG THE OPERANDS |
| | | 364 ; | DHON DOLL | |
| 0109 | F5 | 365 INTR1: | PUSH PSW | SAVE PSW |

Figure 7.4. DMA Interface Programming (Cont.)

MVI A.1 376 0113 3E01 SET DONE FLAG 0115 320400 377 STA DONES RESTORE PSW POP PSW 0118 F1 378 : RE-ENABLE CPU INTERRUPTS 379 EI 0119 FB RET 011A C9 380 381 ; RAM AREA 382 ;

383;
384 DSEG
385;
386 OPCODE: DS 1 ;APU OPCODE SAVE AREA
387 DONE: DS 1 ;DONE FLAG


8004 387 DONE2: DS 1 ; DONE FLAG 388 ; 389 END

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SYMBOLS CH2ADR A 00B4 APUCR A 00C1 APUDR A 00C0 APUSR A ØØC1 0 0036 CH3CNT A 00B7 CHK1 CH3ADR A ØØB6 CHECKT A 00B5 DEMAND C 0000 CLR17 A 00BD CMD17 A 00B8 CHK2 C 005B DL00P3 C 0025 A ØØBØ DLOOP2 C 0017 DMAC DL00P1 C 0008 C ØØEF EXEC ILOOP1 A 0040 DONES D 0004 DONE D 0002 C Ø112 INIT19 C 00B3 INTR1 C 0109 INTR2 INIT17 C 0090 A ØØBB LLOOP2 C 0079 LOAD C 006C MOD17 LL00P1 C 0073 OPCODE D 0003 PLOOP1 C 003E PLOOP2 C 004D MSK17 A ØØBF A 0038 REQ17 A 00B9 RST7 PLOOP3 C 0062 POLL C 0030 UICDR A ØØC2 UICSR A 00C3 UICCR A 00C3 RSTPTR D 0000

ASSEMBLY COMPLETE. NO ERRORS



CHAPTER 8 FLOATING POINT EXECUTION TIMES

8.1 INTRODUCTION

hit dupler offers some numerical values of comparing executorians between Am9511A, Am9512 and their software countripats. The software packages selected are the Intel PALLIB^{IRI} floating point library and the Lawrence Livermore largery BASIC (LLL BASIC). These two software packages seelected because the Intel format is the same as the Am9512 sign precision format and the LLL BASIC format is the same as teAm9511A floating point format. This should offer a reasonably correlessive comparison.

In the execution-time cycles tables, the cycles given for the kets/11 and Am/9512 are from the issue of the command to the ampletion of the command exect.** — times for loading and atoding the operands are not included because these times spend on external hardware and also depend on whether the solution is a chain calculation. Similarly, the software cycles are counted from the "Call" instruction to the "Ret" instruction of the feating point package. Operand setup time is also not conted.

he measurement is conducted on an Intel MDS 800(R) system with an Advanced Micro Computers 95/6011 APU board and 5000/FPUboard. The host is a 2-MHz 8080A. The clock for the 550ft or 95/6012 board is derived from the 9.8304-MHz bus ock divided by five to achieve a frequency of 1.96608 MHz. Secase the main memory of the MDS 800 is dynamic, there is approximately =0.5% uncertainty of software timing measurements. Beause the bus clock is asynchronous to the CPU clock and the internal clock of the Am9511A and Am9512 is a two-phase coorderived from the single phase bus clock, there is a ±2-clock wortainly in the hardware measurements.

82 FLOATING POINT ADD/SUBTRACT EXECUTION TIMES

Feating point add and subtract usually share the same routine. Feating point subtract is merely a change of sign of the subtrated and is performed as floating point add. For the sake of deussion in this chapter, we assume the two operands are of le sgrs. If the operands are different signs, the discussion sout addition will apply to subtraction and vice versa.

The execution time of floating point addition is mostly dependent of exponent alignment time of the two operands, maximum of

one shift would be required for post-normalization. If the addend and the augend have the same exponent, no exponent alignment time is required. If the magnitude of the addend and the augend are fairly close, only a few alignment shifts are required. If the addend and augend are very different, the number of required shifts is large, hence longer execution time.

The execution time of floating point subtraction not only has the same exponent alignment time as in the floating point addition, it also has a post-normalization time. Like floating point addition, the execution time lengthens as the magnitude of the minuend diverges from the magnitude of the subtrahend. Unlike the floating point add routine, the execution time also lengthens as the subtrahend approaches the value of the minuend. This is due the number of left shifts required to produce a normalized result.

Table 8.1 shows the cycle times of Am9511A and LLL BASIC floating point add and subtract routines. Table 8.2 shows the cycle time of Am9512 and Intel floating point library execution times. The software execution times given have been normalized for a 2-MHz 8080A.

8.3 FLOATING POINT MULTIPLY/DIVIDE EXECUTION TIMES

Unlike floating point add or subtract, the execution times of floating point multiply or divide falls within a relatively narrow range and is not dependent on the relative magnitudes of the operands. Most multiplication algorithms use a shift and add method. For such algorithms, the execution time dependency is mainly on the number of 1's in the multiplier. The number of 1's in the multiplier. The number of 1's in the multiplier and would not affect the execution time. The division execution time dependency is more complicated because of the number of division algorithms in use. In general, there is no simple way to predict the division execution time of a particular pair of operands (Tables 8.3 and 8.4).

8.4 DOUBLE-PRECISION FLOATING POINT EXECUTION TIMES

The Am9512 supports a double-precision (64-bit) floating point format. No known 64-bit floating point library routines are available at this time. Some sample execution times are given. The operands are selected over a representative range to give a comprehensive average (Tables 8.5 and 8.6).

TABLE 8.1. Am9511A vs LLL BASIC FLOATING POINT ADD/SUBTRACT EXECUTION TIME COMPARISON

| OPER | AND #1 | OPER | AND #2 | AM9 | 511 | LLLE | ASIC |
|---------|-------------|--------|----------|-------|-------|--------|--------|
| DEC. | HEX. | DEC. | HEX. | FADD | FSUB | FADD | FSUB |
| 5 | 03A00000 | .0006 | 769D4951 | 214 | 228 | 3395 | 3884 |
| 5 | 03A00000 | .006 | 79C49BA4 | 179 | 192 | 3000 | 3506 |
| 5 | 03A00000 | .06 | 7CF5C28E | 143 | 156 | 26 08 | 3088 |
| 5 | 03A00000 | .6 | 00999999 | 95 | 108 | 2100 | 2578 |
| 5 | 03A00000 | 6 | 03000000 | 57 | 91 | 1826 | 2105 |
| 5 | 03A00000 | 60 | 06F00000 | 116 | 120 | 2362 | 2281 |
| 5 | 03A00000 | 600 | 01960000 | 153 | 169 | 2540 | 2805 |
| 5 | Ø3A Ø0 Ø0 Ø | 6000 | ØDBH8000 | 189 | 204 | 2945 | 3186 |
| 123 | 07F60000 | 456 | 09F40000 | 103 | 108 | 2215 | 2137 |
| .123 | 7DFBE76C | 456 | 09E40000 | 213 | 227 | 3220 | 3467 |
| 123 | 07F60000 | .456 | 7FE978D4 | 154 | 169 | 2748 | 3241 |
| 12345 | ØEC ØE4 ØØ | 67890 | 11849900 | 106 | 131 | 2030 | 2460 |
| 1.3579 | Ø1ADCFAA | 24680 | ØFC@DØØØ | 238 | 253 | 3469 | 3727 |
| .000012 | 7009539A | 340000 | 13A60400 | 344 | 347 | 4783 | 5025 |
| 234 | 08EA0000 | -678 | 84498000 | 118 | 96 | 2605 | 1920 |
| -1.234 | 819DF3B6 | 12345 | ØECØE400 | 238 | 229 | 3890 | 3367 |
| | | | TOTAL | 2660 | 2828 | 45736 | 48777 |
| | | | AVERAGE | 166.2 | 176.8 | 2858.5 | 3048.6 |

TABLE 8.2. Am9512 vs INTEL FPAL LIB FLOATING POINT ADD/SUBTRACT EXECUTION TIME COMPARISON

| OPER | AND #1 | OPERA | AND #2 | AM95 | 12 | FPAL | .LIB |
|---------|-----------|--------|----------|-------|-------|--------|--------|
| DEC. | HEX. | DEC. | HEX. | SADD | SSUB | FADD | FSUB |
| 5 | 40A00000 | .0006 | 3A1D4952 | 254 | 275 | 2351 | 2568 |
| 5 | 40A00000 | .006 | 3PC49BA6 | 229 | 217 | 1914 | 2152 |
| 5 | 40A00000 | .06 | 3D75C28F | 171 | 178 | 2506 | 2724 |
| 5 | 40400000 | .6 | 3F19999A | 98 | 119 | 1954 | 2178 |
| 5 | 40A00000 | 6 | 40000000 | 58 | 89 | 1430 | 1734 |
| 5 | 401 00000 | 60 | 42700000 | 128 | 123 | 2002 | 2165 |
| 5 | 40400000 | 600 | 44160000 | 169 | 177 | 2455 | 2712 |
| 5 | 40A00000 | 6000 | 45BB8000 | 212 | 219 | 1866 | 2159 |
| 123 | 42F60000 | 456 | 43E40000 | 114 | 109 | 1844 | 2036 |
| .123 | 3DFBE76D | 456 | 43E40000 | 264 | 283 | 2145 | 2424 |
| 123 | 42F60000 | .456 | 3FE978D4 | 192 | 183 | 1651 | 1878 |
| 12345 | 4640E400 | 67890 | 47849900 | 114 | 140 | 1889 | 2279 |
| 1.3579 | 3FADCFAB | 24680 | 46C@D@@@ | 300 | 309 | 2435 | 2715 |
| .000012 | 3749539B | 340000 | 48A60400 | 475 | 477 | 1953 | 2231 |
| 234 | 43640000 | -678 | C4298000 | 124 | 101 | 2155 | 1911 |
| -1.234 | BF9DF3P6 | 12345 | 4640E400 | 284 | 297 | 2564 | 2284 |
| | | | TOTAL | 3186 | 3296 | 33114 | 36150 |
| | | | AVERAGE | 199.1 | 206.0 | 2069.6 | 2259.4 |

TABLE 8.3. Am9511A vs LLL BASIC FLOATING POINT MULTIPLY/DIVIDE EXECUTION TIME COMPARISON

| OPERA | AND #1 | OPERA | ND #2 | AM95 | 11 | LLI | BASIC |
|---------|-----------|--------|-----------------|-------|------|---------|-----------|
| DEC. | HEX. | DEC. | HEX. | FMUL | FDIV | FMUL | FDIV |
| 5 | 03A00000 | .0006 | 769D4951 | 174 | 157 | 8451 | 13013 |
| 5 | 03A00000 | .006 | 79C49BA4 | 174 | 178 | 8441 | 12856 |
| 5 | 03A00000 | .06 | 7CF5C28E | 149 | 177 | 8264 | 12867 |
| 5 | 03A00000 | .6 | 00999999 | 174 | 1 57 | 8407 | 13302 |
| 5 | 03A00000 | 6 | 03000000 | 173 | 178 | 8423 | 12835 |
| 5 | 03A00000 | 60 | 06F00000 | 148 | 179 | 8218 | 12892 |
| 5 | 03A00000 | 600 | ØA960000 | 173 | 155 | 8415 | 12214 |
| 5 | Ø3AØØØØØ | 6000 | @DBB8000 | 175 | 179 | 8437 | 13020 |
| 123 | 07F60000 | 456 | 09E40000 | 148 | 156 | 8939 | 12713 |
| .123 | 7DFBE76C | 456 | 09E40000 | 148 | 157 | 10948 | 13373 |
| 123 | 07F60000 | .456 | 7FE978D4 | 149 | 155 | 8965 | 12878 |
| 12345 | ØECØE4ØØ | 67890 | 11849900 | 173 | 157 | 9163 | 14305 |
| 1.3579 | 01ADC FAA | 24680 | ØFC@D@@@ | 147 | 179 | 10591 | 13149 |
| .000012 | 70C9539A | 340000 | 13460400 | 149 | 157 | 10018 | 13395 |
| 234 | 08EA0000 | -678 | 8 8 8 9 8 0 0 0 | 148 | 156 | 8781 | 13509 |
| -1.234 | 819DF3B6 | 12345 | ØECØE400 | 175 | 178 | 10971 | 12952 |
| | | | TOTAL | 2577 | 2655 | 145432 | 209273 |
| | | | AVERAGE | 161.1 | 165. | 9 9089. | 5 13079.6 |

| OPERA | ND #1 | OPERA | AND #2 | AM 95 | 12 | FPAL. | LIB |
|---------|---------------|--------|----------|-------|-------|---------|--------|
| DEC. | HEX. | DEC. | HEX. | SMUL | SDIV | FMUL | FDIV |
| 5 | 40A00000 | .0006 | 3A1D4952 | 234 | 250 | 3206 | 7757 |
| 5 | 40A00000 | .006 | 3PC49BA6 | 256 | 235 | 3252 | 7905 |
| 5 | 40A00000 | .06 | 3D75C28F | 198 | 247 | 3088 | 7975 |
| 5 | 40A00000 | .6 | 3F19999A | 234 | 248 | 3245 | 7708 |
| 5 | 40100000 | 6 | 40000000 | 220 | 232 | 3052 | 7955 |
| 5 | 40A00000 | 60 | 42700000 | 200 | 246 | 2897 | 7999 |
| 5 | 40100000 | 600 | 44160000 | 220 | 248 | 3072 | 7799 |
| 5 | 40A00000 | 6000 | 45BE8000 | 220 | 246 | 3137 | 7853 |
| 123 | 42F60000 | 456 | 43E40000 | 201 | 248 | 2903 | 7820 |
| .123 | 3DFBE76D | 456 | 43E40000 | 199 | 243 | 3087 | 7834 |
| 123 | 42F60000 | .456 | 3EE978D4 | 219 | 236 | 3072 | 7822 |
| 12345 | 4640E400 | 67890 | 47849900 | 242 | 249 | 3124 | 7585 |
| 1.3579 | 3FADCFAB | 24680 | 46C0D000 | 253 | 240 | 3139 | 7854 |
| .000012 | 3749539B | 340000 | 48860400 | 219 | 228 | 3131 | 7776 |
| 234 | 436 A 0 0 0 0 | -678 | 04298000 | 201 | 234 | 2925 | 7721 |
| -1.234 | BF9DF3B6 | 12345 | 4640E400 | 223 | 227 | 3314 | 7852 |
| | | | TOTAL | 3539 | 3857 | 49644 1 | 25215 |
| | | | AVERAGE | 221.2 | 241.1 | 3102.8 | 7825.9 |
| | | | | | | | |

TABLE 8.5. Am9512 DOUBLE PRECISION ADD/SUBTRACT EXECUTION TIMES

| 10 II (| OPERAND #1 | (| OPERAND #2 | A M95 | 512 |
|---------|--------------------|--------|--------------------|--------|--------|
| DEC. | HEX. | DEC. | HEX. | DADD | DSUB |
| 5 | 40140000000000000 | .0006 | 3F43A92A30553261 | 1273 | 1310 |
| 5 | 401400000000000000 | .006 | 3F789374BC6A7EF9 | 1174 | 1211 |
| 5 | 401400000000000000 | .06 | 3FAEB851EB851EB8 | 1038 | 1105 |
| 5 | 401400000000000000 | .6 | 3FE33333333333333 | 868 | 891 |
| 5 | 40140000000000000 | 6 | 40180000000000000 | 720 | 773 |
| 5 | 40140000000000000 | 60 | 404E0000000000000 | 951 | 922 |
| 5 | 40140000000000000 | 600 | 40820000000000000 | 1091 | 1107 |
| 5 | 401400000000000000 | 6000 | 40B770000000000000 | 1229 | 1244 |
| 123 | 405EC000000000000 | 456 | 40708000000000000 | 906 | 877 |
| .123 | 3FBF7CED916872B0 | 456 | 407080000000000000 | 1233 | 1280 |
| 123 | 405EC0000000000000 | .456 | 3FDD2F1A9FBE76C8 | 1072 | 1103 |
| 12345 | 40081080000000000 | 67890 | 40F09320000000000 | 907 | 960 |
| 1.3579 | 3FF5B9F559B3D07C | 24680 | 40D81A0000000000 | 1322 | 1352 |
| .000012 | 3EE92A737110E453 | 340000 | 41140080000000000 | 2158 | 2232 |
| 234 | 406140000000000000 | -678 | C0853000000000000 | 914 | 861 |
| -1.234 | BFF3BE76C8B43958 | 12345 | 40081080000000000 | 1309 | 1290 |
| | | | TOTAL | 18165 | 18518 |
| | | | AVERAGE | 1135.3 | 1157.4 |

TABLE 8.6. Am9512 DOUBLE PRECISION MULTIPLY/DIVIDE EXECUTION TIMES

| | OPERAND #1 | (| PERAND #2 | A M95 | 12 |
|---------|---------------------|--------|--------------------|--------|--------|
| DEC. | HEX. | DEC. | HEX. | DMUL | DDIV |
| 5 | 401400000000000000 | .0006 | 3F43A92A3Ø553261 | 1810 | 4857 |
| 5 | 401400000000000000 | .006 | 3F789374BC6A7EF9 | 1814 | 4983 |
| 5 | 401400000000000000 | .06 | 3FAEB851EB851EB8 | 1779 | 5048 |
| 5 | 401400000000000000 | .6 | 3FE33333333333333 | 1841 | 5007 |
| 5 | 4014000000000000000 | 6 | 40180000000000000 | 1785 | 4700 |
| 5 | 401400000000000000 | 60 | 404E00000000000000 | 1751 | 4699 |
| 5 | 401400000000000000 | 600 | 40820000000000000 | 1787 | 4618 |
| 5 | 401400000000000000 | 6000 | 408770000000000000 | 1786 | 4702 |
| 123 | 405EC000000000000 | 456 | 40708000000000000 | 1750 | 4671 |
| .123 | 3FBF7CED916872B0 | 456 | 40708000000000000 | 1756 | 4748 |
| 123 | 405EC000000000000 | .456 | 3FDD2F1A9FBE76C8 | 1744 | 4936 |
| 12345 | 4008108000000000000 | 67890 | 40F09320000000000 | 1807 | 4696 |
| 1.3579 | 3FF5B9F559B3D07C | 24680 | 40D81A000000000000 | 1762 | 4788 |
| .000012 | 3EE92A73711@E453 | 340000 | 411400800000000000 | 1755 | 4764 |
| 234 | 406D40000000000000 | -678 | 008530000000000000 | 1750 | 4670 |
| -1.234 | BFF3PE76C8B43958 | 12345 | 40081080000000000 | 1802 | 4768 |
| | | | TOTAL | 28479 | 76655 |
| | | | AVERAGE | 1779.9 | 4790.9 |

CHAPTER 9 TRANSCENDENTAL FUNCTIONS OF Am9511A

9.1 INTRODUCTION

The word "transcendental" is defined as "a function that cannot be expressed by a finite number of algebraic operations." Three examples of such functions are sine, logarithmic and exponentiation. The Am9511A performs a number of such functions, and this chapter describes the algorithms adopted by the device.

9.2 CHEBYSHEV POLYNOMIALS

Computer approximations of transcendental functions are often based on some form of polynomial equations, such as

$$f(x) = a_0 + a_1x + a_2x^2 + a_3x^3 + a_4x^4 + \dots$$

The most well-known polynomial for evaluating transcendental functions is the Taylor series

$$f(x) = f(a) + \frac{f^{k}(a) (X - a)^{k}}{k!}$$

Where f(a) is the kh' derivative of the function f. Taylor series usually works well when (x-a) is a small number. When the value of (x-a) is large, the number of Taylor series terms required to evaluate to a given accuracy becomes large. The primary shortcoming of an approximation in this form is that it typically exhibits very large errors when the magnitude of |X| is large, although the errors are small when |X| is small. With polynomials in this form, the error distribution is markedly uneven over any arbitrary interval. To avoid this shortcoming, there is a set of approximating functions that not only minimizes the maximum error but also provides an even distribution of errors within the selected data representation interval. These are known as Chebysheve polynomial functions and are based upon the cosine functions. The Chebyshev polynomials T(x) are defined as follows

$$T_n(x) = \cos(n\cos^{-1}x)$$

The various terms of the Chebyshev series can be computed as

$$T_0(x) = \cos(0) = 1$$

 $T_1(x) = \cos(\cos^{-1}x) = x$

 $T_2(x) = \cos(2\cos^{-1}x) = 2\cos^2(\cos^{-1}x) - 1 = 2x^2 - 1$ in general, the next term in the 'C' series can be recursively

derived from the previous term as the following:
$$-T_n(x) = 2x(T_{n-1}(x)) - T_{n-2}(x)$$
 for $n \ge 2$

the terms $T_3(x)$, $T_4(x)$, $T_5(x)$ and $T_6(x)$ are given below for reference

$$\begin{split} T_3(x) &= 4x^3 - 3x \\ T_4(x) &= 8x^4 - 8x^2 + 1 \\ T_5(x) &= 16x^5 - 20x^3 + 5x \\ T_6(x) &= 32x^6 - 48x^4 + 18x^2 - 1 \end{split}$$

It is not the intent of this book to go into the detailed derivation of the Chebyshev series. For readers interested in the formal derivation, references 1 and 3 are recommended. The Chebyshev series is given as follows:

$$f(x) = \frac{1}{2} C_0 + \sum_{n=1}^{\infty} C_n T_n(x)$$

where

$$C_n = \frac{2}{\pi} \int_{-1}^{1} \frac{f(x) T_n(x)}{\sqrt{1 - x^2}} dx$$

For a given accuracy, only a finite number of terms is required.

The Am9511A selects the number of terms required by different functions to provide a mean relative error of about one part in 10^7 . The coefficients $C_{\rm n}$ are all precalculated and stored in the constant ROM.

Each of the transcendental functions in the Am9511A uses the Chebyshev polynomial series except the square root function Each function is a three-step process as follows:

Range Reduction -

The input argument of the function is transformed to fall withins range of values for which the function can be computed to a valid result. For example, since functions like sine and cosma are periodic for multiples of radians, input arguments for these functions are converted to lie within a range of

0 to
$$\pi$$
 or $-\frac{\pi}{2}$ to $+\frac{\pi}{2}$

Chebyshev polynomial evaluation -

This step is the same for all functions. The algebraic sum of the appropriate number of terms of the Chebyshev series is computed.

Postprocessing -

Some functions, such as sine and cosine, need postprocessing of the result such as sign correction.

The following sections give a detailed function-by-function description of each transcendental function in the Am9511A.

9.3 THE FUNCTIONS CHEBY AND ENTIER

Two functions are used in the following sections. The first one is CHEBY. This function evaluates the Chebyshev polynomial socials.

eries
$$f(x) = 1/2C_0 + \sum_{k=1}^{n-1} C_k T_k(x)$$

The function is called by CHEBY (x, c, n) where x is the input argument after any necessary preprocessing; c is the coefficient list for the given function; and n is the number of Chebyshev polynomial terms used.

The FORTRAN program to implement the cheby function is as follows:

This program is not written to minimize execution time or code space but for its clarity. A program that improves execution speed but is somewhat more obscure is as follows:

he second function is called ENTIER. Entier is the French word to integer. The entier function is similar to the FORTRAN integer function, except the integer function rounds down to the nearest integer closer to zero whereas the entier function rounds down to the nearest integer of a lower value. In other words, if the number signaler than or equal to zero, both functions are identical. If the number is negative, such as -2.5, INT (-2.5) = -2, ENTIER |2.5| = -3.

A FORTRAN program to implement the entier function is as follows:

FUNCTION ENTIER (X) IF (X.LT.0)
$$X = X - 1$$
 ENTIER = INT (X) END

9.4 SINE

Any argument of the sine function can be reduced to a value from $-\pi/2$ to $+\pi/2$. Hence the range reduction is

$$X = X * 2/\pi$$

 $X = X - 4 *$ Entier ((X + 1)/4)
If (X.GT.1) $X = 2 - X$

This reduces the input argument to a range from -1 to +1. The Chebyshev polynomial evaluation is

$$Sin(X) = X * CHEBY (2X^2 - 1, Csin, Nsin)$$

Sin (A) is a array of precalculated Chebyshev coefficients for sine, and Nsin is the number of Chebyshev polynomial series used. In the case of Am9511A

$$\begin{aligned} \text{Nsin} &= 6 \\ \text{Csin}_0 &= 2.5525579 \\ \text{Csin}_1 &= -0.2852616 \\ \text{Csin}_2 &= 9.118016 \times 10^{-3} \\ \text{Csin}_3 &= -1.365875 \times 10^{-4} \\ \text{Csin}_4 &= 1.184962 \times 10^{-6} \\ \text{Csin}_5 &= -6.702792 \times 10^{-9} \end{aligned}$$




Figure 9.1. Sine

9.5 COSINE

Any argument of cosine function can be reduced to a range from 0 br. Hence, the formulas for cosine range reduction are

$$X = X * 2/\pi$$

 $X = 4 *$ Entier ((X + 2)/4) - X + 1

If
$$(X,GT,1)X = 2 - X$$

The cosine function is now evaluated the same way as the sine function

$$cos(x) = X * CHEBY (2x^2 - 1, Csin, Nsin)$$

where Csin and Nsin are the same as the sine function




Figure 9.2. Cosine

9.6 TANGENT

Any argument for tangent can be reduced to a value from $-\pi/2$ to $+\pi/2$. This is the same range reduction algorithm as the sine function (Figure 9.4).

$$X = X * 2/\pi$$

 $X = X - 4 *$ Entier ((X + 1)/4)
 $Y = X$
If (Y,GT,1)X = 2 - X

The Chebyshev polynomial evaluation is

$$Tan(X) = X * CHEBY(2X^2 - 1, Ctan, Ntan)$$

A postprocessing step is also required

If (Y.GT.1)Tan(X) = 1/Tan(X)




Figure 9.4. Tangent

The constants used in the Am9511A are as follows:

 $\begin{array}{lll} \mathrm{Ntan} = 9 \\ \mathrm{Ctan}_0 = 1.7701474 \\ \mathrm{Ctan}_1 = 1.0675393 \times 10^{-1} \\ \mathrm{Ctan}_2 = 7.5861016 \times 10^{-3} \\ \mathrm{Ctan}_3 = 5.4417038 \times 10^{-4} \\ \mathrm{Ctan}_4 = 3.9066370 \times 10^{-5} \\ \mathrm{Ctan}_5 = 2.8048161 \times 10^{-6} \\ \mathrm{Ctan}_6 = 2.0137658 \times 10^{-7} \\ \mathrm{Ctan}_7 = 1.4458187 \times 10^{-8} \\ \mathrm{Ctan}_8 = 1.0380510 \times 10^{-9} \end{array}$

9.7 ARCSINE

The argument of arcsine must be less than or equal to 1, or else an input error is detected. Hence, range reduction is not necessary.

There are two different Chebyshev polynominal expansion used depending on the initial value of X. If $X^2 \le 1/2$ then the following formula is used

$$\begin{aligned} & \text{Asin}(X) = x^* \cdot 2 \cdot \text{CHEBY}(4x^2 - 1, \text{Casin, Nasin}) \\ & \text{If } 1/2 < x^2 \leqslant 1 \text{ then} \\ & \text{Asin } (X) = \text{sign}(X) \cdot \frac{\pi}{2} \cdot \sqrt{2 - 2x^2} \cdot \\ & \text{CHEBY}(3 - 4x^2, \text{Casin, Nasin}) \end{aligned}$$

Where sign (X) is the sign of X. The values of Casin and Nasin used in the Am9511A are as follows:

 $\begin{array}{l} \text{Nasin} = 10 \\ \text{Casin}_0 = 1.4866665 \\ \text{Casin}_1 = 3.8853034 \times 10^{-2} \\ \text{Casin}_2 = 2.8854414 \times 10^{-3} \\ \text{Casin}_3 = 2.88542183 \times 10^{-4} \\ \text{Casin}_4 = 3.3223672 \times 10^{-5} \\ \text{Casin}_6 = 1.884779 \times 10^{-6} \\ \text{Casin}_6 = 5.4965045 \times 10^{-7} \\ \text{Casin}_7 = 7.5500784 \times 10^{-8} \\ \text{Casin}_8 = 1.0671938 \times 10^{-8} \\ \text{Casin}_6 = 1.5421800 \times 10^{-9} \\ \text{Casin}_6 = 1.5421800 \times 10^{-9} \\ \end{array}$




Figure 9.3. Inverse Sine

9.8 ARCCOSINE

The arccosine is obtained from arcsine by using the trigonometric identity.

Arccosine (x) =
$$\frac{\pi}{2}$$
 - arcsine (x)




Figure 9.5. Inverse Cosine

9.9 ARCTANGENT

The range reduction of the arctangent function involves taking the reciprocal of the input argument if the absolute value of the input argument is greater than 1.

$$U = X$$

If (ABS (U).GT.1)X = 1/X

The Chebyshev polynomial evaluation is

$$Atan(X) = X \cdot Cheby(2X^2 - 1, Catan, Natan)$$

The postprocessing requirement is

Natan = 11

If (U.GT.1) Atan (X) =
$$\pi/2$$
 - Atan (X)
If (U.LT.-1) Atan (X) = $-\pi/2$ - Atan (X)

The value of Natan and Catan used in the Am9511A are:

Catano = 1.7627472 Catan. $= -1.0589292 \times 10^{-1}$ $= 1.1135842 \times 10^{-2}$ Catan₂ Catan₂ $= -1.3811950 \times 10^{-3}$ = 1.8574297 x 10-4 Catan₄ Catan_e $= -2.6215196 \times 10^{-5}$ Catan $= 3.8210366 \times 10^{-6}$ $= -5.6991862 \times 10^{-7}$ Catan₇ = 8.6488779 x 10⁻⁸ Catana Catano $= -1.3303384 \times 10^{-8}$ Catan₁₀ $= 2.0685060 \times 10^{-9}$ Catan₁₁ $= -3.2448600 \times 10^{-10}$




Figure 9.6. Inverse Tangent

9.10. EXPONENTIATION (Figure 9.7)

The range reduction for the exponentiation function is performed by the following formulas

$$X = X * Log_2e$$

 $N = 1 + Entier (X)$

The Chebyshev polynomial evaluation is

$$Exp(X) = 2^N \cdot Cheby (2^*(N - X) - 1, Cexp, Nexp)$$

No postprocessing is required for the exponentiation function. The values of Nexp and Cexp used by Am9511A are:

Cexp₇= -1.3215160 x 10⁻⁹




Figure 9.7. ex

9.11. NATURAL LOGARITHM (Figure 9.8)

Any input argument to a logarithm function that is less than or equal to zero will be returned as an error input. No preprocessing or postprocessing is necessary for all positive input X.

$$LN(X) = CHEBY (4*Mant(X) - 3, CLN, NLN) + (Expo(X) - 1)$$
*LN2

Where Mant(X) is the mantissa value of X and expo (X) is the exponent value of X.

The value of NLN and CLN used in the Am9511A are:

9.12 LOGARITHM TO BASE 10 (COMMON LOGARITHM)

The common logarithm is derived from the natural logarithm by the equation

 $LOG(X) = LN(X) * LOG_{10}e$ where $LOG_{10}e = 0.4342945$

9.13 X TO THE POWER OF Y

The function X to the power of Y is derived from the following equation

 $X^Y = e^{(Y^*LN(X))}$

9.14 SQUARE ROOT

The square root function (Figure 9.9) in the Am9511A is the only derived function that does not use the Chebyshev polynomials. It




Figure 9.8. Natural Logarithm

uses a combination of linear approximation and the Newton-Ralfson successive approximation methods. The square root algorithm adopted is divided into three parts:

(a) Range reduction -

The input argument is divided into the exponent and the mantissa. If the exponent is odd, the exponent is incremented by 1 and the mantissa is divided by 2. If the input exponent is even, the above step is skipped.

(b) Linear Approximation -

The mantissa is now a number greater than or equal to 1/4 and less than 1. The curve line in Figure 9.10 represents the square root of all numbers between 1/4 and 1. The straight line represents the first-order approximation for the square root of the number. To select the best straight line, we must minimize the maximum relative error between the straight line and the curve line. This would reduce the worst case error to a minimum. This line is known as the minimax line.

The method used to compute the best linear approximation line is as follows:

Let m = Slope of the minimax line

Let b = Y intercept of the minimax line

Let Y = The function of the minimax line

such that

$$Y = mx + b$$

The relative error between the actual square root value and the first-order approximation is

$$E(x) = \frac{mx + b - \sqrt{x}}{\sqrt{x}}$$

Figure 9.10 shows that the absolute value of E(x) is a maximum at the two extremities (x = 1/4 and x = 1) and at a point where the slope of the curve E(x) = 0, or dE/dx = 0.

$$\frac{dE}{Dx} = \frac{d (mx + b - \sqrt{x})}{dx}$$

$$= \frac{d}{dx} mx^{1/2} + \frac{d}{dx} bx^{-1/2} - \frac{d}{dx} (1)$$

$$= m \frac{d}{dx} x^{1/2} + b \frac{d}{dx} x^{-1/2} - 0$$




Figure 9.9. Square Root

$$=\frac{1}{2} \text{ mx}^{-1/2} - \frac{1}{2} \text{ bx}^{-3/2} = 0$$

therefore

$$mx^{1/2} = bx^{-3/2}$$

$$x = \frac{b}{m}$$

The relative errors at the extremities are given by

$$\left[\frac{1}{2} \right] = \frac{\frac{m}{4} + b - \sqrt{\frac{1}{4}}}{\sqrt{\frac{1}{4}}}$$

$$= \frac{\frac{m}{4} + b - \frac{1}{2}}{\frac{1}{2}}$$

$$= \frac{m}{2} + 2b - 1$$

$$\Sigma(1) = \frac{m + b - \sqrt{1}}{\sqrt{1}} = m + b - 1 \quad (6)$$

The minimax line requires these maximum errors to be equa-

$$\frac{m}{2}$$
 + 2b - 1 = m + b - 1

$$b - \frac{m}{2} = 0$$

$$\frac{b}{m} = \frac{1}{2}$$

$$m = 2b$$
(95)

from equations 9.1 and 9.4

$$x = \frac{b}{m} = \frac{1}{2}$$

(9.1)

Therefore, the maximum error in the middle occurs when X=1/2. The minimax line requires these errors to be equal in magnitude. Thus

$$E\left(\frac{1}{4}\right) = E(1) = -E\left(\frac{1}{2}\right)$$

$$E\left(\frac{1}{2}\right) = \frac{\frac{m}{2} + b - \sqrt{\frac{1}{2}}}{\sqrt{\frac{1}{2}}}$$
(9.6)

Since m = 2b from equation 9.5

$$E\left(\frac{1}{2}\right) = \frac{2b - \sqrt{\frac{1}{2}}}{\sqrt{\frac{1}{2}}}$$
(9.7)

From equations 9.3 and 9.5

$$E(1) = 3b - 1$$
 (9.8)

From equations 9.6, 9.7 and 9.8

$$2b - \sqrt{\frac{1}{2}} = -(3b - 1) = 1 - 3b$$
$$\sqrt{\frac{1}{2}}$$

$$2\sqrt{2} b - 1 = 1 - 3b$$

$$b = \frac{2}{2\sqrt{2} + 3} = 0.34314575$$

From 9.5

m = 2b = 0.6829150

Therefore, the minimax line is given by

Y = 68629150x + 0.34314575

This is the equation used in Am9511A for the first-order linear approximation. Therefore

$$X_0 = 0.68629150x + 0.34314575$$

(c) Newton-Ralfson successive approximation — After the first-order approximation (X_Q) is obtained, the Am9511A executes two iterations of the Newton-Ralfson approximation

$$X_1 = (X/X_0 + X_0)/2$$

 $X_2 = (X/X_1 + X_1)/2$

And the result is given by $SORT(X) = x_0 \cdot 2^{E/2}$

below:

A FORTRAN function to illustrate the above algorithm is given

FUNCTION ROOT (X)
INTEGER EXPO, LSB
REAL MANT, XO, X1, X2
EXPO = INT (LOG(X)/LOG(2)) + 1
MANT = X/2**EXP
LSB = MOD(EXPO, 2)
IF (LSB.EQ.0) GOTO 100
EXPONENT IS ODD
EXPO = EXPO + 1
MANT = MANT/2 0

100 X0 =
$$0.68629150* Mant + 0.34314575$$

X1 = $(X/X0 + X0)/2.0$
X2 = $(X/X1 + X1)/2.0$
Root = $(2**(EXPO/2))*X2$




Figure 9.10. Square Root Computation

9.15 DERIVED FUNCTION ERROR PERFORMANCE

Since each of the derived functions is an approximation of the true function, results computed by the Am9511A are not always exact. In order to quantify the error performance of the component more comprehensively, the following graphs have been prepared. Each function has been executed with a statistically significant number of diverse data values, spanning the allowable input data range, and resulting errors have been tabulated. Absolute errors (that is, the number of bits in error) have been converted to relative errors according to the following equation:

This conversion permits the error to be viewed with respect to the magnitude of the true result. This provides a more objective measurement of error performance since it directly translates to a measure of significant digits of algorithm accuracy.

For example, if a given absolute error is 0.0001 and the true result is also 0.0001, it is clear that the relative error is equal to 1.0 (which implies that even the first significant digit of the result is wrong. However, if the same absolute error is computed for a true result of 10000.0, then the first is significant digits of the result are correct (0.001/10000 = 0.000001).

Each of the following graphs was prepared to illustrate relative algorithm error as a function of input data range. Natural logarithm is the only exception; since logarithms are typically additive, absolute error is plotted for this function.

Two graphs have not been included in the following figures: common logarithms and the power function (XY). Common logarithms are computed by multiplication of the natural logarithms by the conversion factor 0.43429448 and the error function is therefore the same as that for natural logarithm. The

power function is realized by combination of natural log and exponential functions according to the equation

$$XY = eYin(X)$$

The error for the power function is a combination of that for the logarithm and exponential functions. Specifically, the relative error for PWR is expressed as

$$RE_{PWR} = RE_{EXP} + X(AE_{In})$$

where

REPWR = relative error for power function

RE_{EXP} = relative error for exponential function

 $\begin{array}{ll} {\sf AE}_{ln} &= {\sf absolute \; error \; for \; natural \; logarithm} \\ {\sf X} &= {\sf value \; of \; independent \; variable \; in \; X^Y} \end{array}$

REFERENCES

- Penningtor Ralph H, Introduction to Computer Methods and Numerical Analysis. Macmillan Company, 1970.
- Clenshaw, Miller and Woodger. "Algorithms for Special Functions (I and II)," Numerische Mathematic, 1963.
- Parker, Richard O. and Joseph H. Kroeger. Algorithm Details for the Am9511A Arithmetic Processing Unit. Advanced Micro Devices, 1978.

Appendix A



DISTINCTIVE CHARACTERISTICS

- 2, 3 and 4MHz operation
- Fixed point 16 and 32 bit operations
- Floating point 32 bit operations
- Binary data formats
- Add, Subtract, Multiply and Divide
- Trigonometric and inverse trigonometric functions
- · Square roots, logarithms, exponentiation
- Float to fixed and fixed to float conversions
- Stack-oriented operand storage
- DMA or programmed I/O data transfers
- . End signal simplifies concurrent processing
- Synchronous/Asynchronous operations
- General purpose 8-bit data bus interface
 Standard 24 pin package
- +12 volt and +5 volt power supplies
- Advanced N-channel silicon gate MOS technology


GENERAL DESCRIPTION

The Am9511A Arithmetic Processing Unit (APU) is a monolithic MOSILSI device that provides high performance fixed and floating point arithmetic and a variety of floating point trigonometric and mathematical operations. It may be used to enhance the computational capability of a wide variety of processor-oriented systems.


All transfers, including operand, result, status and command information, take place over an 8-bit bidirectional data bus. Operands are pushed onto an internal stack and a command is issued to perform operations on the data in the stack. Results are then available to be retrieved from the stack, or additional commands may be entered.

Transfers to and from the APU may be handled by the associated processor using conventional programmed I/O, or may be handled by a direct memory access controller for improved performance. Upon completion of each command, the APU issues an end of execution signal that may be used as an interrupt by the CPU to help coordinate program execution.

BLOCK DIAGRAM



CONNECTION DIAGRAM Top View D-24-2



Note: Pin 1 is marked for orientation.

ORDERING INFORMATION

| Package | Ambient | Max | imum Clock Freque | ency |
|--------------|---------------------------------|------------|-------------------|-------------|
| Type | Temperature | 2MHz | 3MHz | 4MHz |
| | 0°C ≤ T _A ≤ +70°C | Am9511ADC | Am9511A-1DC | Am9511A-4DC |
| Hermetic DIP | -40°C ≤ T _A ≤ +85°C | Am9511ADI | Am9511A-1DI | |
| | -55°C ≤ T _A ≤ +125°C | Am9511ADMB | Am9511A-1DMB | |

INTERFACE SIGNAL DESCRIPTION

VCC: +5V Power Supply VDD: +12V Power Supply

VSS: Ground

CLK (Clock, Input)

An external timing source connected to the CLK input provides the necessary clocking. The CLK input can be asynchronous to the RD and WR control signals.

RESET (Reset, Input)

A HIGH on this input causes initialization. Reset terminates any operation in progress, and clears the status register to zero. The internal stack pointer is initialized and the contents of the stack may be affected but the command register is not affected by the reset operation. After a reset the END output will be HIGH, and the SVREQ output will be HIGH per proper initialization, the RESET input must be HIGH for at least five CLK periods following stable power supply voltages and stable clock.

C/D (Command/Data Select, Input)

The C/\overline{D} input together with the \overline{RD} and \overline{WR} inputs determines the type of transfer to be performed on the data bus as follows:

| C/D | RD | WR | Function |
|-----|----|----|--------------------------------------|
| L | н | L | Push data byte into the stack |
| L | L | Н | Pop data byte from the stack |
| Н | н | L | Enter command byte from the data bus |
| Н | L | Н | Read Status |
| X | L | L | Undefined |

L = LOW

H = HIGH X = DON'T CARE

END (End of Execution, Output)

A LOW on this output indicates that execution of the current command is complete. This output will be cleared HIGH by activating the EACK input LOW or performing any read or write operation or device initialization using the RESET. If EACK is tied LOW, the END output will be a pulse (see EACK description). This is an open drain output and requires a pull up to +5V.

Reading the status register while a command execution is in progress is allowed. However any read or write operation clears the flip-flog that generates the END output. Thus such continuous reading could conflict with internal logic setting the END flib-flog at the completion of command execution.

EACK (End Acknowledge, Input)

This input when LOW makes the END output go HIGH. As mentioned earlier LOW on the END output signals completion of a command execution. The END output signal is derived from an internal flip-flop which is clocked at the completion of a command. This flip-flop is clocked to the reset state when EACK is LOW. Consequently, if the EACK is tied LOW, the END output will be a pulse that is approximately one CLK period wide.

SVREQ (Service Request, Output)

A HIGH on this output indicates completion of a command. In this sense this output is same as the END output. However, whether the SVREO output will go HIGH at the completion of a command or not is determined by a service request bit in the command register. This bit must be 1 for SVREO to go HIGH. The SVREO can be cleared (i.e., go LOW) by activating the SVACK input LOW or initializing the device using the RESET.

Also, the SVREQ will be automatically cleared after completion of any command that has the service request bit as 0.

SVACK (Service Acknowledge, Input)

A LOW on this input activates the reset input of the flip-flog generating the SVREQ output. If the \$\overline{\text{SVACK}}\$ input is permanently tied LOW, it will conflict with the internal setting of the flip-flop to generate the SVREQ output. Thus the SVREQ indication cannot be relied upon if the \$\overline{\text{VACK}}\$ is tied LOW.

DB0-DB7 (Bidirectional Data Bus, Input/Output)

These eight bidirectional lines are used to transfer command, status and operand information between the device and the host processor. DBO is the least significant and DB7 is the most significant bit position. HIGH on the data bus line corresponds to 1 and LOW corresponds to 0.

When pushing operands on the stack using the data bus, the least significant byte must be pushed first and most significant byte last. When popping the stack to read the result of an operation, the most significant byte will be available on the data bus first and the least significant byte will be the last. Moreover, for pushing operands and popping results, the number of transactions must be equal to the proper number of bytes appropriate for the chosen format. Otherwise, the internal byte pointer will not be aligned properly. The Am9511A single precision format requires 2 bytes, double precision and floating-point formats require 4 bytes.

CS (Chip Select, Input)

This input must be LOW to accomplish any read or write operation to the Am9511A.

To perform a write operation data is presented on DB0 through DB7 lines, $C|\overline{D}$ is driven to an appropriate level and the \overline{CS} input is made LOW. However, actual writing into the Am9511A cannot start until WR is made LOW. After initiating the write operation by a WR HIGH to LOW transition, the PAUSE output will go LOW momentarily (TPPWW).

The WR input can go HIGH after PAUSE goes HIGH. The data lines, C/D input and the CS input can change when appropriate hold time requirements are satisfied. See write timing diagram for details.

To perform a read operation an appropriate logic level is established on the C/D input and CS is made LOW. The Read operation does not start until the RD input goes LOW. PAUSE will go LOW for a period of TPPWR. When PAUSE goes back HIGH again, it indicates that read operation is complete and the required information is available on the DB0 through DB7 lines. This information will remain on the data lines as long as RD input is LOW. The RD input can return HIGH anytime after PAUSE goes HIGH. The CS input and C/D inputs can change anytime after RD returns HIGH. See read timining diagram for details.

RD (Read, Input)

A LOW on this input is used to read information from an internal location and gate that information on to the data bus. The \overline{CS} input must be LOW to accomplish the read operation. The $C\overline{D}$ input determines what internal location is of interest. See $C\overline{D}$. $C\overline{D}$ input descriptions and read timing diagram for details. If the END output was LOW, performing any read operation will make the \overline{END} output go HIGH after the HIGH to LOW transition of the \overline{PD} input (assuming \overline{CS} is LOW).

WR (Write, Input)

ALOW on this input is used to transfer information from the data bus into an internal location. The $\overline{\mathbb{CS}}$ must be LOW to accomplish the write operation. The $\overline{\mathbb{CD}}$ determines which internal location is to be written. See $\overline{\mathbb{CD}}$, $\overline{\mathbb{CS}}$ input descriptions and write timing diagram for details.

If the $\overline{\text{END}}$ output was LOW, performing any write operation will make the $\overline{\text{END}}$ output go HIGH after the LOW to HIGH transition of the $\overline{\text{WR}}$ input (assuming $\overline{\text{CS}}$ is LOW).

PAUSE (Pause, Output)

This output is a handshake signal used while performing read or write transactions with the Am9511A. A LOW at this output indicates that the Am9511A has not yet completed its information transfer with the host over the data bus. During a read operation, after CS went LOW, the PAUSE will become LOW shortly (TRP) after RD goes LOW. PAUSE will become LOW shortly (TRP) after RD goes LOW. PAUSE will return high only after the data bus contains valid output data. The CS and RD should remain LOW when PAUSE is LOW. The RD may go high anytime after PAUSE goes HIGH. During a write operation, after CS went LOW, the PAUSE will be LOW for a very short duration (TPP)HW) after WR goes LOW. Since the minimum of TPPWW is 0, the PAUSE may not go LOW at laft for fast devices. WR may go HIGH anytime after PAUSE goes HIGH.

FUNCTIONAL DESCRIPTION

Major functional units of the Am9511A are shown in the block diagram. The Am9511A employs a microprogram controlled stack oriented architecture with 16-bit wide data paths.

The Arithmetic Logic Unit (ALU) receives one of its operands from the Operand Stack. This stack is an 8-word by 16-bit 2-port memory with last in-first out (LIFO) attributes. The second operand to the ALU is supplied by the internal 16-bit bus. In addition to supplying the second operand, this bidirectional bus also carries the results from the output of the ALU when required. Writing into the Operand Stack takes place from this internal 16-bit bus when required. Also connected to this bus are the Constant ROM and Working Registers. The ROM provides the required constants to perform the mathematical operations (Chebyshev Algorithms) while the Working Registers provide storage for the intermediate values during command execution.

Communication between the external world and the Am9511A takes place on eight bidirectional input/output lines DB0 through DB7 (Data Bus). These signals are gated to the internal eight-bit

bus through appropriate interface and buffer circuitry. Multiplexing facilities exist for bidirectional communication between the internal eight and sixteen-bit buses. The Status Register and Command Register are also accessible via the eight-bit bus.

The Am9511A operations are controlled by the microprogram contained in the Control ROM. The Program Counter supplies the microprogram addresses and can be partially loaded from the Command Register. Associated with the Program Counter is the Subroutine Stake where return addresses are held during subroutine calls in the microprogram. The Microinstruction Register holds the current microinstruction being executed. This register facilitates pipelined microprogram execution. The Instruction Decode logic generates various internal control signals needed for the Am9511A opperation.

The Interface Control logic receives several external inputs and provides handshake related outputs to facilitate interfacing the Am9511A to microprocessors.

COMMAND FORMAT

Each command entered into the Am9511A consists of a single 8-bit byte having the format illustrated below:



Bits 0-4 select the operation to be performed as shown in the table. Bits 5-6 select the data format for the operation. If bit 5 is a 1, a fixed point data format is specified. If bit 5 is a 0, floating point format is specified. Bit 6 selects the precision of the data to be operated on by fixed point commands (if bit 5 = 0, bit 6 must be 0). If bit 6 is a 1, single-precision (16-bit) operands are indicated; if bit 6 is a 0, double-precision (32-bit) operands are indicated. Results are undefined for all illegal combinations of bits in the command byte. Bit 7 indicates whether a service request is to be issued after the command is executed. If bit 7 is a 1, the service request output (SVREQ) will go high at the conclusion of the command and will remain high until reset by a low level on the service acknowledge pin (SVACK) or until completion of execution of a succeeding command where bit 7 is 0. Each command issued to the Am9511A requests post execution service based upon the state of bit 7 in the command byte. When bit 7 is a 0, SVREQ remains low.

COMMAND SUMMARY

| Command Code | | | Command | Command Description | | | | | |
|--------------|---|---|---------|---------------------|---|---|---|-----------|-------------------------------------------------------------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Mnemonic | Command Description |
| | | | | | | | | F | IXED-POINT 16-BIT |
| sr | 1 | 1 | 0 | 1 | 1 | 0 | 0 | SADD | Add TOS to NOS. Result to NOS. Pop Stack. |
| sr | 1 | 1 | 0 | 1 | 1 | 0 | 1 | SSUB | Subtract TOS from NOS. Result to NOS. Pop Stack. |
| r | 1 | 1 | 0 | 1 | 1 | 1 | 0 | SMUL | Multiply NOS by TOS. Lower half of result to NOS. Pop Stack. |
| r | 1 | 1 | 1 | 0 | 1 | 1 | 0 | SMUU | Multiply NOS by TOS. Upper half of result to NOS. Pop Stack. |
| r | 1 | 1 | 0 | -1 | 1 | 1 | 1 | SDIV | Divide NOS by TOS. Result to NOS. Pop Stack. |
| | | 1 | | _ 0 | | | | F | IXED-POINT 32-BIT |
| r | 0 | 1 | 0 | 1 | 1 | 0 | 0 | DADD | Add TOS to NOS. Result to NOS. Pop Stack. |
| r | 0 | 1 | 0 | 1 | 1 | 0 | 1 | DSUB | Subtract TOS from NOS. Result to NOS. Pop Stack. |
| ir. | 0 | 1 | 0 | 1 | 1 | 1 | 0 | DMUL | Multiply NOS by TOS. Lower half of result to NOS. Pop Stack. |
| ir. | 0 | 1 | 1 | 0 | 1 | 1 | 0 | DMUU | Multiply NOS by TOS. Upper half of result to NOS. Pop Stack. |
| ir ir | 0 | 1 | 0 | 1 | 1 | 1 | 1 | DDIV | Divide NOS by TOS. Result to NOS. Pop Stack. |
| | | | | | | | | FLO | ATING-POINT 32-BIT |
| sr | 0 | 0 | 1 | 0 | 0 | 0 | 0 | FADD | Add TOS to NOS. Result to NOS. Pop Stack. |
| ir. | 0 | 0 | 1 | 0 | 0 | 0 | 1 | FSUB | Subtract TOS from NOS. Result to NOS. Pop Stack. |
| er. | 0 | 0 | 1 | 0 | 0 | 1 | 0 | FMUL | Multiply NOS by TOS, Result to NOS, Pop Stack. |
| SF. | 0 | 0 | 1 | 0 | o | 1 | 1 | FDIV | Divide NOS by TOS. Result to NOS. Pop Stack. |
| | | | - | | | | | DERIVED F | LOATING-POINT FUNCTIONS |
| sr | 0 | 0 | 0 | 0 | 0 | 0 | 1 | SORT | Square Root of TOS. Result in TOS. |
| Br. | 0 | 0 | 0 | 0 | 0 | 1 | 0 | SIN | Sine of TOS, Result in TOS. |
| Sr. | 0 | 0 | 0 | 0 | 0 | 1 | 1 | cos | Cosine of TOS. Result in TOS. |
| 31 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | TAN | Tangent of TOS. Result in TOS. |
| 31 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | ASIN | Inverse Sine of TOS. Result in TOS. |
| ar. | 0 | 0 | 0 | 0 | 1 | 1 | 0 | ACOS | Inverse Cosine of TOS. Result in TOS. |
| Sr T | 0 | 0 | 0 | 0 | 1 | 1 | 1 | ATAN | Inverse Tangent of TOS. Result in TOS. |
| sr. | 0 | 0 | 0 | 1 | 0 | 0 | 0 | LOG | Common Logarithm (base 10) of TOS. Result in TOS. |
| Sr. | 0 | 0 | 0 | 1 | 0 | 0 | 1 | LN | Natural Logarithm (base e) of TOS. Result in TOS. |
| Sr | 0 | 0 | 0 | 1 | 0 | 1 | 0 | EXP | Exponential (e ^x) of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 1 | 0 | 1 | 1 | PWR | NOS raised to the power in TOS. Result in NOS. Pop Stack. |
| 201 | | | | | | | | DATA MA | ANIPULATION COMMANDS |
| er. | 0 | 0 | 0 | 0 | 0 | 0 | 0 | NOP | No Operation |
| ar ar | 0 | 0 | 1 | 1 | 1 | 1 | 1 | FIXS | Convert TOS from floating point to 16-bit fixed point format. |
| sr | 0 | 0 | 1 | 1 | 1 | 1 | 0 | FIXD | Convert TOS from floating point to 32-bit fixed point format. |
| Sr. | 0 | 0 | 1 | 1 | 1 | 0 | 1 | FLTS | Convert TOS from 16-bit fixed point to floating point format. |
| sr | 0 | 0 | 1 | 1 | 1 | 0 | 0 | FLTD | Convert TOS from 32-bit fixed point to floating point format. |
| ST. | 1 | 1 | 1 | 0 | 1 | 0 | 0 | CHSS | Change sign of 16-bit fixed point operand on TOS. |
| SF. | 0 | 1 | 1 | 0 | 1 | 0 | 0 | CHSD | Change sign of 32-bit fixed point operand on TOS. |
| Sr. | 0 | o | 1 | 0 | 1 | 0 | 1 | CHSF | Change sign of floating point operand on TOS. |
| sr | 1 | 1 | 1 | 0 | 1 | 1 | 1 | PTOS | Push 16-bit fixed point operand on TOS to NOS (Copy) |
| sr | 0 | 1 | 1 | 0 | 1 | 1 | 1 | PTOD | Push 32-bit fixed point operand on TOS to NOS. (Copy) |
| sr | 0 | 0 | 1 | 0 | 1 | 1 | 1 | PTOF | Push floating point operand on TOS to NOS. (Copy) |
| ST. | 1 | 1 | 1 | 1 | 0 | 0 | 0 | POPS | Pop 16-bit fixed point operand from TOS. NOS becomes TOS. |
| sr | o | 1 | 1 | 1 | 0 | 0 | 0 | POPD | Pop 32-bit fixed point operand from TOS. NOS becomes TOS. |
| Sr. | 0 | o | 1 | 1 | 0 | 0 | 0 | POPF | Pop floating point operand from TOS. NOS becomes TOS. |
| 31 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | XCHS | Exchange 16-bit fixed point operands TOS and NOS. |
| sr sr | 0 | 1 | 1 | 1 | 0 | 0 | 1 | XCHD | Exchange 32-bit fixed point operands TOS and NOS. |
| sr | 0 | 0 | 1 | 1 | 0 | 0 | 1 | XCHF | Exchange floating point operands TOS and NOS. |
| sr | 0 | 0 | 1 | 1 | 0 | 1 | 0 | PUPI | Push floating point constant "\u03c3" onto TOS. Previous TOS becomes NO |

NOTES:

- 1. TOS means Top of Stack. NOS means Next on Stack.
- AMD Application Brief "Algorithm Details for the Am9511A APU" provides detailed descriptions of each command function, including data ranges, accuracies, stack configurations, etc.
- Many commands destroy one stack location (bottom of stack) during development of the result. The derived functions may destroy several stack locations. See Application Brief for details.
- The trigonometric functions handle angles in radians, not degrees.
- 5. No remainder is available for the fixed-point divide functions.
- Results will be undefined for any combination of command coding bits not specified in this table.

COMMAND INITIATION

After properly positioning the required operands on the stack, a command may be issued. The procedure for initiating a command execution is as follows:

- 1. Enter the appropriate command on the DB0-DB7 lines.
- 2. Establish HIGH on the C/D input.
- 3. Establish LOW on the CS input.
- Establish LOW on the WR input after an appropriate set up time (see timing diagrams).
- 5. Sometime after the HIGH to LOW level transition of WR input, the PAUSE output will become LOW. After a delay of TPPWW, it will go HIGH to acknowledge the write operation. The WR input can return to HIGH anytime after PAUSE going HIGH. The DB0-DB7, C/D and CS inputs are allowed to change after the hold time requirements are satisfied (see timing diagram).

An attempt to issue a new command while the current command execution is in progress is allowed. Under these circumstances, the PAUSE output will not go HIGH until the current command execution is completed.

OPERAND ENTRY

The Am9511A commands operate on the operands located at the TOS and NOS and results are returned to the stack at NOS and then popped to TOS. The operands required for the Am9511A are one of three formats — single precision fixed-point (2 bytes), double precision fixed-point (4 bytes) or floating-point (4 bytes). The result of an operation has the same format as the operands except for float to fix or fix to float commands.

Operands are always entered into the stack least significant byte list and most significant byte last. The following procedure must be followed to enter operands onto the stack:

- The lower significant operand byte is established on the DB0-DB7 lines.
- A LOW is established on the C/D input to specify that data is to be entered into the stack.
- 3. The CS input is made LOW.
- After appropriate set up time (see timing diagrams), the WR input is made LOW. The PAUSE output will become LOW.
- Sometime after this event, the PAUSE will return HIGH to indicate that the write operation has been acknowledged.
- Anytime after the PAUSE output goes HIGH the WR input can be made HIGH. The DB0-DB7, CIO and CS inputs can change after appropriate hold time requirements are satisfied (see timing diagrams).

The above procedure must be repeated until all bytes of the operand are pushed into the stack. It should be noted that for single precision fixed-point operands 2 bytes should be pushed and 4 bytes must be pushed for double precision fixed-point or floating-point. Not pushing all the bytes of a quantity will result in byte pointer misalignment.

The Am9511A stack can accommodate 8 single precision fixed-point quantities or 4 double precision fixed-point or floating-point quantities. Pushing more quantities than the capacity of the stack will result in loss of data which is usual with any LIFO stack.

DATA REMOVAL

Result from an operation will be available at the TOS. Results can be transferred from the stack to the data bus by reading the stack. When the stack is popped for results, the most significant byte is available first and the least significant byte last. A result is always of the same precision as the operands that produced it except for format conversion commands. Thus when the result is taken from the stack, the total number of bytes popped out should be appropriate with the precision – single precision results are 2 bytes and double precision and floating-point results are 4 bytes. The following procedure must be used for reading the result from the stack:

- A LOW is established on the C/D input.
- 2. The CS input is made LOW.
- After appropriate set up time (see timing diagrams), the RD input is made LOW. The PAUSE will become LOW.
- Sometime after this, PAUSE will return HIGH indicating that the data is available on the DB0-DB7 lines. This data will remain on the DB0-DB7 lines as long as the RD input remains LOW.
- Anytime after PAUSE goes HIGH, the RD input can return HIGH to complete transaction.
- The CS and C/D inputs can change after appropriate hold time requirements are satisfied (see timing diagram).
- Repeat this procedure until all bytes appropriate for the precision of the result are popped out.

Reading of the stack does not alter its data; it only adjusts the byte pointer. If more data is popped than the capacity of the stack, the internal byte pointer will wrap around and older data will be read again, consistent with the LIFO stack.

STATUS READ

The Am9511A status register can be read without any regard to whether a command is in progress or not. The only implication that has to be considered is the effect this might have on the END output discussed in the signal descriptions.

The following procedure must be followed to accomplish status register reading.

- Establish HIGH on the C/D input.
- 2. Establish LOW on the CS input.
- After appropriate set up time (see timing diagram) RD input is made LOW. The PAUSE will become LOW.
- Sometime after the HIGH to LOW transition of RD input, the PAUSE will become HIGH indicating that status register contents are available on the DB0-DB7 lines. The status data will remain on DB0-DB7 as long as RD input is LOW.
- The RD input can be returned HIGH anytime after PAUSE goes HIGH.
- The C/D input and CS input can change after satisfying appropriate hold time requirements (see timing diagram).

DATA FORMATS

The Am9511A Arithmetic Processing Unit handles operands in both fixed-point and floating-point formats. Fixed-point operands may be represented in either single (16-bit operands) or double precision (32-bit operands), and are always represented as binary, two's complement values.

16-BIT FIXED-POINT FORMAT



32-BIT FIXED-POINT FORMAT



The sign (positive or negative) of the operand is located in the most significant bit (MSB). Positive values are represented by a sign bit of zero (S = 0). Negative values are represented by the two's complement of the corresponding positive value with a sign bit equal to 1 (S = 1). The range of values that may be accompdated by each of these formats is -32,767 to +32.767 for single precision and -2,147,483,647 to +2.147.483,647 for double precision.

Floating point binary values are represented in a format that permits arithmetic to be performed in a fashion analogous to operations with decimal values expressed in scientific notation

$$(5.83 \times 10^{2})(8.16 \times 10^{1}) = (4.75728 \times 10^{4})$$

In the decimal system, data may be expressed as values between 0 and 10 times 10 raised to a power that effectively shifts the implied decimal point right or left the number of places necessary to express the result in conventional form (e.g., 47,572.8). The value-portion of the data is called the mantissa. The exponent may be either negative or positive.

The concept of floating point notation has both a gain and a loss associated with it. The gain is the ability to represent the significant digits of data with values spanning a large dynamic range limited only by the capacity of the exponent field. For example, in decimal notation if the exponent field is two digits wide, and the mantissa is five digits, a range of values (positive or negative) from 1.0000 x 10-99 to 9.9999 x 10+99 can be accommodated. The loss is that only the significant digits of the value can be represented. Thus there is no distinction in this representation between the values 123451 and 123452, for example, since each would be expressed as: 1.2345 x 105. The sixth digit has been discarded. In most applications where the dynamic range of values to be represented is large, the loss of significance, and hence accuracy of results, is a minor consideration. For greater precision a fixed point format could be chosen, although with a loss of potential dynamic range.

The Am9511 is a binary arithmetic processor and requires that floating point data be represented by a fractional mantissa value between .5 and 1 multiplied by 2 raised to an appropriate power. This is expressed as follows:

For example, the value 100.5 expressed in this form is 0.11001001 x 27. The decimal equivalent of this value may be computed by summing the components (powers of two) of the mantissa and then multiplying by the exponent as shown be-

value =
$$(2^{-1} + 2^{-2} + 2^{-5} + 2^{-8}) \times 2^7$$

= $(0.5 + 0.25 + 0.03125 + 0.00290625) \times 128$
= 0.78515625×128
= 10.05

FLOATING POINT FORMAT

The format for floating-point values in the Am9511A is given below. The mantissa is expressed as a 24-bit (fractional) value; the exponent is expressed as an unbiased two's complement 7-bit value having a range of -64 to +63. The most significant bit is the sign of the mantissa (0 = positive, 1 = negative), for a total of 32 bits. The binary point is assumed to be to the left of the most significant mantissa bit (bit 23). All floating-point data values must be normalized. Bit 23 must be equal to 1, except for the value zero, which is represented by all zeros.




The range of values that can be represented in this format is $\pm (2.7 \times 10^{-20} \text{ to } 9.2 \times 10^{18})$ and zero.

STATUS REGISTER

The Am9511A contains an eight bit status register with the following bit assignments.

If the BUSY bit in the status register is a one, the other status bits are not defined; if zero, indicating not busy, the operation is complete and the other status bits are defined as given below.



Previous operation resulted in carry or borrow from most significant bit. (1 = Carry/Borrow, 0 = No Carry/No Borrow)

This field contains an indication of the validity of the result of the last operation. The error codes are: 0000 - No error

1000 - Divide by zero

0100 - Square root or log of negative number

1100 - Argument of inverse sine, cosine, or ex too

XX10 - Underflow

XX01 - Overflow

Indicates that the value on the top of stack is zero

(1 = Value is zero).

Indicates that the value on the top of stack is negative

(1 = Negative).

Indicates that Am9511A is currently executing a command (1 = Busy).

| Command Mnemonic | Hex Code (sr = 1) | Hex Code (sr = 0) | Execution Cycles | Summary Description |
|---------------------|----------------------|----------------------|---------------------|------------------------------------------------------------------|
| | - | | 16-BIT FIXED- | POINT OPERATIONS |
| SADD | EC | 6C | 16-18 | Add TOS to NOS. Result to NOS. Pop Stack. |
| SSUB | ED | 6D | 30-32 | Subtract TOS from NOS. Result to NOS. Pop Stack. |
| SMUL | EE | 6E | 84-94 | Multiply NOS by TOS. Lower result to NOS. Pop Stack. |
| SMUU | F6 | 76 | 80-98 | Multiply NOS by TOS. Upper result to NOS. Pop Stack. |
| SDIV | EF | 6F | 84-94 | Divide NOS by TOS. Result to NOS. Pop Stack. |
| ODIV | | | 32-BIT FIXED- | POINT OPERATIONS |
| DADD | AC | 2C | 20-22 | Add TOS to NOS. Result to NOS. Pop Stack. |
| DSUB | AD | 2D | 38-40 | Subtract TOS from NOS. Result to NOS. Pop Stack. |
| DMUL | AE | 2E | 194-210 | Multiply NOS by TOS. Lower result to NOS. Pop Stack. |
| DMUU | B6 | 36 | 182-218 | Multiply NOS by TOS. Upper result to NOS. Pop Stack. |
| DDIV | AF | 2F | 196-210 | Divide NOS by TOS. Result to NOS. Pop Stack. |
| DDIT | | 32-BI | T FLOATING-PO | DINT PRIMARY OPERATIONS |
| FADD | 90 | 10 | 54-368 | Add TOS to NOS. Result to NOS. Pop Stack. |
| FSUB | 91 | 11 | 70-370 | Subtract TOS from NOS. Result to NOS. Pop Stack. |
| FMUL | 92 | 12 | 146-168 | Multiply NOS by TOS. Result to NOS. Pop Stack. |
| FDIV | 93 | 13 | 154-184 | Divide NOS by TOS. Result to NOS. Pop Stack. |
| FDIV | 30 | 10000 | AS 11 (ASS) | DINT DERIVED OPERATIONS |
| SORT | 81 | 01 | 782-870 | Square Root of TOS. Result to TOS. |
| | 82 | 02 | 3796-4808 | Sine of TOS. Result to TOS. |
| SIN | 83 | 03 | 3840-4878 | Cosine of TOS. Result to TOS. |
| | 84 | 03 | 4894-5886 | Tangent of TOS. Result to TOS. |
| TAN | 85 | 05 | 6230-7938 | Inverse Sine of TOS. Result to TOS. |
| ASIN | 86 | 06 | 6304-8284 | Inverse Cosine of TOS. Result to TOS. |
| ACOS | 87 | 07 | 4992-6536 | Inverse Tangent of TOS. Result to TOS. |
| ATAN | 88 | 08 | 4474-7132 | Common Logarithm of TOS. Result to TOS. |
| LOG | | 09 | 4298-6956 | Natural Logarithm of TOS. Result to TOS. |
| LN | 89 | 0A | 3794-4878 | e raised to power in TOS. Result to TOS. |
| EXP | 8A 8B | 0B | 8290-12032 | NOS raised to power in TOS. Result to NOS. Pop Stack. |
| PWR | 00 | | | MANIPULATION OPERATIONS |
| | 200 | 00 | 4 | No Operation. Clear or set SVREQ. |
| NOP | 80 | 1F | 90-214) | |
| FIXS | 9F | 65.4 | 90-336 | Convert TOS from floating point format to fixed point format. |
| FIXD | 9E | 1E 1D | 62-156) | |
| FLTS | 9D | 1C | 56-342 | Convert TOS from fixed point format to floating point format. |
| FLTD | 9C | 74 | 22-24 | |
| CHSS | F4 | 34 | 26-28 | Change sign of fixed point operand on TOS. |
| CHSD | B4 | | 16-20 | Change sign of floating point operand on TOS. |
| CHSF | 95 | 15 | 16) | Change sign of libraring point operand on 100. |
| PTOS | F7 | 77 | | Push stack. Duplicate NOS in TOS. |
| PTOD | B7 | 37 | 20 | Publi stack, publicate 1100 iii 100. |
| PTOF | 97 | 17 | 20) | |
| POPS | F8 | 78 | 10 | Pop stack. Old NOS becomes new TOS. Old TOS rotates to bottom. |
| POPD | B8 | 38 | 12 | Pap stack. Oid NOS becomes new 105. Oid 105 lotates to bottom. |
| POPF | 98 | 18 | 12) | |
| XCHS | F9 | 79 | 18 | Evahence TOS and NOS |
| XCHD | B9 | 39 | 26 | Exchange TOS and NOS. |
| XCHF | 99 | 19 | 26) | D. J. S. J. S. |
| PUPI | 9A | 1A | 16 | Push floating point constant π onto TOS. Previous TOS becomes NO |

COMMAND DESCRIPTIONS

This section contains detailed descriptions of the APU commands. They are arranged in alphabetical order by command mnemonic. In the descriptions, TOS means Top Of Stack and NOS means Next On Stack.

All derived functions except Square Root use Chebyshev polynomial approximating algorithms. This approach is used to help minimize the internal microprogram, to minimize the maximum error values and to provide a relatively even distribution of errors over the data range. The basic arithmetic operations are used by the derived functions to compute the various Chebyshev terms. The basic operations may produce error codes in the status register as a result.

Execution times are listed in terms of clock cycles and may be converted into time values by multiplying by the clock period used. For example, an execution time of 44 clock cy-

cles when running at a 3MHz rate translates to 14 microseconds (44 x $32\mu s = 14\mu s$). Variations in execution cycles reflect the data dependency of the algorithms.

In some operations exponent overflow or underflow may be possible. When this occurs, the exponent returned in the result will be 128 greater or smaller than its true value.

Many of the functions use portions of the data stack as scratch storage during development of the results. Thus provious values in those stack locations will be lost. Scratch locations destroyed are listed in the command descriptions and shown with the crossed-out locations in the Stack Contents After diagram.

Table 1 is a summary of all the Am9511A commands. It shows the hex codes for each command, the mnemonic abbreviation, a brief description and the execution time in clock cycles. The commands are grouped by functional classes.

The command mnemonics in alphabetical order are shown below in Table 2.

Table 2. Command Mnemonics in Alphabetical Order.

| ACOS | ARCCOSINE | LOG | COMMON LOGARITHM |
|------|-----------------------|------|----------------------------|
| ASIN | ARCSINE | LN | NATURAL LOGARITHM |
| ATAN | ARCTANGENT | NOP | NO OPERATION |
| CHSD | CHANGE SIGN DOUBLE | POPD | POP STACK DOUBLE |
| CHSF | CHANGE SIGN FLOATING | POPF | POP STACK FLOATING |
| CHSS | CHANGE SIGN SINGLE | POPS | POP STACK SINGLE |
| cos | COSINE | PTOD | PUSH STACK DOUBLE |
| DADD | DOUBLE ADD | PTOF | PUSH STACK FLOATING |
| DDIA | DOUBLE DIVIDE | PTOS | PUSH STACK SINGLE |
| DMUL | DOUBLE MULTIPLY LOWER | PUPI | PUSH π |
| DMUU | DOUBLE MULTIPLY UPPER | PWR | POWER (XY) |
| DSUB | DOUBLE SUBTRACT | SADD | SINGLE ADD |
| EXP | EXPONENTIATION (ex) | SDIV | SINGLE DIVIDE |
| FADD | FLOATING ADD | SIN | SINE |
| FDIV | FLOATING DIVIDE | SMUL | SINGLE MULTIPLY LOWER |
| FIXD | FIX DOUBLE | SMUU | SINGLE MULTIPLY UPPER |
| FIXS | FIX SINGLE | SQRT | SQUARE ROOT |
| FLTD | FLOAT DOUBLE | SSUB | SINGLE SUBTRACT |
| FLTS | FLOAT SINGLE | TAN | TANGENT |
| FMUL | FLOATING MULTIPLY | XCHD | EXCHANGE OPERANDS DOUBLE |
| FSUB | FLOATING SUBTRACT | XCHF | EXCHANGE OPERANDS FLOATING |
| | | XCHS | EXCHANGE OPERANDS SINGLE |
| | | | |

ACOS

32-BIT FLOATING-POINT INVERSE COSINE



06 with sr = 0

Execution Time: 6304 to 8284 clock cycles


Description:

The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point inverse cosine of A. The result R is a value in adians between 0 and π . Initial operands A, B, C and D are lost. ACOS will accept all input data values within the range of -1.0 to +1.0. Values outside this range will return an error code of 1100 in he status register.

Accuracy: ACOS exhibits a maximum relative error of 2.0 x 10⁻⁷ over the valid input data range.

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



ASIN

32-BIT FLOATING-POINT INVERSE SINE

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------|-------|-----|---|---|---|---|---|
| Binary Coding: | sr | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| Hex Coding: | 85 wi | th sr | = 1 | | | | | |

05 with sr = 0 Execution Time: 6230 to 7938 clock cycles

Description:


The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point inverse sine of A. The result B is a value in radians between $-\pi/2$ and $+\pi/2$. Initial operands A, B, C and D

ASIN will accept all input data values within the range of -1.0 to +1.0. Values outside this range will return an error code of 1100 in the status register.

Accuracy: ASIN exhibits a maximum relative error of 4.0 x 10^{-7} over the valid input data range.

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



ATAN

32-BIT FLOATING-POINT INVERSE TANGENT

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----|---|---|---|---|---|---|----|
| Binary Coding: | sr | 0 | 0 | 0 | 0 | 1 | 1 | 1_ |

Hex Coding: 87 with sr = 1

07 with sr = 0

Execution Time: 4992 to 6536 clock cycles

Description:

Th.a 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point inverse tangent of A. The result R is a value in radians between $-\pi/2$ and $+\pi/2$. Initial operands A, C and D are lost. Operand B is unchanged.

ATAN will accept all input data values that can be represented in the floating point format.

Accuracy: ATAN exhibits a maximum relative error of 3.0 x 10⁻⁷ over the input data range.

Status Affected: Sign, Zero

STACK CONTENTS

| BEFORE | | AFTER | | | | |
|--------|---------|-------|--|--|--|--|
| A | → TOS → | R | | | | |
| В | | В | | | | |
| С | | | | | | |
| D | | | | | | |
| 32 | - | 32 | | | | |

CHSD

32-BIT FIXED-POINT SIGN CHANGE

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----|---|---|---|---|---|---|---|
| Binary Coding: | Sr | 0 | 1 | 1 | 0 | 1 | 0 | 0 |

Hex Coding: B4 with sr = 134 with sr = 0


Execution Time: 26 to 28 clock cycles
Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is subtracted from zero. The result R replaces A at the TOS Other entries in the stack are not disturbed.

Overflow status will be set and the TOS will be returned unchanged when A is input as the most negative value possible in the format since no positive equivalent exists.

Status Affected: Sign, Zero, Error Field (overflow)

STACK CONTENTS



CHSF

32-BIT FLOATING-POINT SIGN CHANGE

| Hex Coding: | 95 with sr = 1 | | | | | | | | | |
|----------------|----------------|---|---|---|---|---|---|---|--|--|
| Binary Coding: | sr | 0 | 0 | 1 | 0 | 1 | 0 | 1 | | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |

Hex Coding: 95 with sr = 115 with sr = 0


Execution Time: 16 to 20 clock cycles

Description:

The sign of the mantissa of the 32-bit floating-point operand A at the TOS is inverted. The result R replaces A at the TOS. Other stack entries are unchanged.

If A is input as zero (mantissa MSB = 0), no change is made. Status Affected: Sign. Zero

STACK CONTENTS



CHSS

16-BIT FIXED-POINT SIGN CHANGE

| | - | | | - | - | - | 29 | | |
|----------------|----------------|---|---|---|---|---|-----|---|--|
| | 7 | 6 | 5 | 4 | 3 | 2 | . 1 | 0 | |
| Binary Coding: | sr | 1 | 1 | 1 | 0 | 1 | 0 | 0 | |
| Hey Coding: | E4 with or = 1 | | | | | | | | |

74 with sr = 0

Execution Time: 22 to 24 clock cycles


Description:

16-bit fixed-point two's complement integer operand A at the TOS is subtracted from zero. The result R replaces A at the TOS. All other operands are unchanged.

Overflow status will be set and the TOS will be returned unchanged when A is input as the most negative value possible in the format since no positive equivalent exists.

Status Affected: Sign, Zero, Overflow

STACK CONTENTS



COS

32-BIT FLOATING-POINT COSINE

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----------------|----------------|---|---|---|---|---|---|---|--|--|
| Binary Coding: | sr | 0 | 0 | 0 | 0 | 0 | 1 | 1 | | |
| Hex Coding: | 83 with sr = 1 | | | | | | | | | |

03 with sr = 0

Execution Time: 3840 to 4878 clock cycles Description:


The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point cosine of A. A is assumed to be in radians. Operands A, C and D are lost. B is unchanged.

The COS function can accept any input data value that can be represented in the data format. All input values are range reduced to fall within an interval of $-\pi/2$ to $+\pi/2$ radians.

Accuracy: COS exhibits a maximum relative error of 5.0 x 10^{-7} for all input data values in the range of -2π to $+2\pi$ radians.

Status Affected: Sign. Zero

STACK CONTENTS



DADD

32-BIT FIXED-POINT ADD

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----------------|----------------|---|---|---|---|---|---|---|--|--|
| Binary Coding: | sr | 0 | 1 | 0 | 1 | 1 | 0 | 0 | | |
| Hoy Codings | AC with or - 1 | | | | | | | | | |

2C with sr = 0 execution Time: 20 to 22 clock cv

Execution Time: 20 to 22 clock cycles Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is added to the 32-bit fixed-point two's complement integer operand B at the NOS. The result R replaces operand B and the Stack is moved up so that R occupies the TOS. Operand B is lost. Operands A, C and D are unchanged. If the addition generates a carry it is reported in the status register.

If the result is too large to be represented by the data format, the least significant 32 bits of the result are returned and overflow status is reported.

Status Affected: Sign, Zero, Carry, Error Field

STACK CONTENTS

| BE | FORE | | AFTER |
|----|------|---------|-------|
| | Α | →—TOS—→ | R |
| | В | | С |
| | С | | D |
| | D | | A |
| - | 32- | - | 32 |

DDIV

32-BIT FIXED-POINT DIVIDE



Hex Coding: AF with sr = 12F with sr = 0


Execution Time: 196 to 210 clock cycles when $A \neq 0$ 18 clock cycles when A = 0.

Description:

The 32-bit fixed-point two's complement integer operand B at NOS is divided by the 32-bit fixed-point two's complement integer operand A at the TOS. The 32-bit integer quotient I rejaces B and the stack is moved up so that R occupies the TOS. No remainder is generated. Operands A and B are lost. Operands C and D are unchanged.

If A is zero, R is set equal to B and the divide-by-zero error satus will be reported. If either A or B is the most negative value possible in the format, R will be meaningless and the werflow error status will be reported.

Status Affected: Sign, Zero, Error Field



DMUL

32-BIT FIXED-POINT MULTIPLY, LOWER

7 6 5 4 3 2 1 0

Binary Coding: sr 0 1 0 1 1 1 0

Hex Coding:


AE with sr = 1 2E with sr = 0

Execution Time: 194 to 210 clock cycles
Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 32-bit fixed-point two's complement integer operand B at the NOS. The 32-bit least significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The most significant half of the product is lost.

Operands A and B are lost. Operands C and D are unchanged. The overflow status bit is set if the discarded upper half was non-zero. If either A or B is the most negative value that can be represented in the format, that value is returned as R and the overflow status is set.

Status Affected: Sign, Zero, Overflow



DMUU

32-BIT FIXED-POINT MULTIPLY, UPPER

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----|---|---|---|---|---|---|---|
| Binary Coding: | sr | 0 | 1 | 1 | 0 | 1 | 1 | 0 |

Hex Coding: B6 with sr = 1 36 with sr = 0

Execution Time: 182 to 218 clock cycles

Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 32-bit fixed-point two's complement integer operand B at the NOS. The 32-bit most significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The least significant half of the product is lost. Operands A and B are lost. Operands C and D are unchanged.

If A or B was the most negative value possible in the format, overflow status is set and R is meaningless.

Status Affected: Sign, Zero, Overflow

| BEFORE | STACK CONTENTS | AFTER |
|--------|----------------|-------|
| Α | → TOS → | R |
| В | | С |
| С | | D |
| D | | |
| 32 | - 1- | 32- |

DSUB

32-BIT FIXED-POINT SUBTRACT

7 6 5 4 3 2 1 0

Binary Coding: sr 0 1 0 1 1 0 1

Hex Coding:

AD with sr = 12D with sr = 0

Execution Time: 38 to 40 clock cycles

Description:

The 32-bit fixed-point two's complement operand A at the TOS is subtracted from the 32-bit fixed-point two's complement operand B at the NOS. The difference R replaces operand B and the stack is moved up so that R occupies the TOS. Operand B is lost. Operands A, C and D are unchanged.

If the subtraction generates a borrow it is reported in the carry status bit. If A is the most negative value that can be represented in the format the overflow status is set. If the result cannot be represented in the data format range, the overflow bit is set and the 32 least significant bits of the result are returned as R.

Status Affected: Sign, Zero, Carry, Overflow

| BEFORE | STACK CONTENTS | AFTER |
|--------|----------------|-------|
| Α | → TOS → | R |
| В | | С |
| С | | D |
| D | | Α |
| 32- | - | 32 |

EXP

32-BIT FLOATING-POINT eX

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 0 1 0 1 0

Hex Coding: 8A with sr = 1 0A with sr = 0

Execution Time: 3794 to 4878 clock cycles for IAI $\leq 1.0 \times 2^5$

34 clock cycles for |A| > 1.0 x 2⁵

Description:

The base of natural logarithms, e, is raised to an exponent value specified by the 32-bit floating-point operand A at the TOS. The result R of e^A replaces A. Operands A, C and D are lost. Operand B is unchanged.

EXP accepts all input data values within the range of $-1.0 \times 2^{+5}$ to $+1.0 \times 2^{+5}$. Input values outside this range will return a code of 1100 in the error field of the status register.

Accuracy: EXP exhibits a maximum relative error of 5.0 x

10⁻⁷ over the valid input data range.

Status Affected: Sign, Zero, Error Field

BEFORE STACK CONTENTS

A TOS R

B B

C

D

32

FADD

32-BIT FLOATING-POINT ADD

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 1 0 0 0 0

Hex Coding: 90

90 with sr = 110 with sr = 0


Execution Time: 54 to 368 clock cycles for A ≠ 0 24 clock cycles for A = 0

Description:

32-bit floating-point operand A at the TOS is added to 32-bit floating-point operand B at the NOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

Exponent alignment before the addition and normalization of the result accounts for the variation in execution time. Exponent overflow and underflow are reported in the status register, in which case the mantissa is correct and the exponent is offset by 128.

Status Affected: Sign. Zero. Error Field



FDIV

32-BIT FLOATING-POINT DIVIDE

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 1 0 0 1 1

Hex Coding: 93 with sr = 1

Hex Coding: 93 with sr = 1


Execution Time: 154 to 184 clock cycles for $A \neq 0$ 22 clock cycles for A = 0

Description:

32-bit floating-point operand B at NOS is divided by 32-bit floating-point operand A at the TOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

If operand A is zero, R is set equal to B and the divide-by-zero error is reported in the status register. Exponent overflow or underflow is reported in the status register, in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.

Status Affected: Sign, Zero, Error Field



FIXD

32-BIT FLOATING-POINT TO 32-BIT FIXED-POINT CONVERSION

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 1 1 1 1 1 0

Hex Coding: 9E with sr = 1

1E with sr = 0


Execution Time: 90 to 336 clock cycles

Description:

32-bit floating-point operand A at the TOS is converted to a 32-bit fixed-point two's complement integer. The result R replaces A. Operands A and D are lost. Operands B and C are unchanged.

If the integer portion of A is larger than 31 bits when converted, the overflow status will be set and A will not be changed. Operand D, however, will still be lost.

Status Affected: Sign. Zero Overflow



32-BIT FLOATING-POINT TO 16-BIT FIXED-POINT CONVERSION

Binary Coding: Hex Coding:

| / | 0 | 5 | 4 | 3 | - | 1: | 0 |
|-------|-------|-----|---|---|---|----|---|
| sr | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 9F wi | th sr | = 1 | | | | | |

1F with sr = 0


Execution Time: 90 to 214 clock cycles

Description:

32-bit floating-point operand A at the TOS is converted to a 16-bit fixed-point two's complement integer. The result R replaces the lower half of A and the stack is moved up by two bytes so that R occupies the TOS. Operands A and D are lost, Operands B and C are unchanged, but appear as upper (u) and lower (l) halves on the 16-bit wide stack if they are 32-bit operands.

If the integer portion of A is larger than 15 bits when converted, the overflow status will be set and A will not be changed. Operand D, however, will still be lost.

Status Affected: Sign, Zero, Overflow



32-BIT FIXED-POINT TO 32-BIT FLOATING-POINT CONVERSION

5 4 3 1 0 0 0 Binary Coding:

1C with sr = 0


Execution Time: 56 to 342 clock cycles

9C with sr = 1

Hex Coding: Description:

32-bit fixed-point two's complement integer operand A at the TOS is converted to a 32-bit floating-point number. The result R replaces A at the TOS. Operands A and D are lost. Operands B and C are unchanged.

Status Affected: Sign, Zero



FI TS


16-BIT FIXED-POINT TO 32-BIT FLOATING-POINT CONVERSION

6 3 2 Binary Coding: SE Hex Coding: 9D with sr = 1

1D with sr = 0Execution Time: 62 to 156 clock cycles

Description:

16-bit fixed-point two's complement integer A at the TOS is converted to a 32-bit floating-point number. The lower half of the result R (RI) replaces A, the upper half (Ru) replaces H and the stack is moved down so that Ru occupies the TOS. Operands A, F. G and H are lost. Operands B. C. D and E are unchanged. Status Affected: Sign, Zero



32-BIT FLOATING-POINT MULTIPLY

3 Binary Coding:

Hex Coding:

92 with sr = 1 12 with sr = 0

Execution Time: 146 to 168 clock cycles

Description:

32-bit floating-point operand A at the TOS is multiplied by the 32-bit floating-point operand B at the NOS. The normalized result R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are un-

Exponent overflow or underflow is reported in the status register. in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.

Status Affected: Sign Zero, Error Field

| Stati | us Allecteu. | Olgit, Edio, Elion, iola | |
|-------|--------------|--------------------------|-------|
| | BEFORE | STACK CONTENTS | AFTER |
| | A | < TOS | R |
| | В | | C |
| | С | | D |
| | D | | |
| - | - 32- | | 32 |

FSUB

32-BIT FLOATING-POINT SUBTRACTION

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----|---|-----|---|---|---|---|---|
| Binary Coding: | sr | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| | | | 141 | | | | | |

Hex Coding: 91 with sr = 111 with sr = 0

Execution Time: 70 to 370 clock cycles for $A \neq 0$ 26 clock cycles for A = 0


Description:

Section 1. 32-bit floating-point operand A at the TOS is subtracted from 32-bit floating-point operand B at the NOS. The normalized difference R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

Exponent alignment before the subtraction and normalization of the result account for the variation in execution time.

Exponent overflow or underflow is reported in the status register in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.

Status Affected: Sign, Zero, Error Field (overflow)



LOG

32-BIT FLOATING-POINT COMMON LOGARITHM

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 0 1 0 0 0

Hex Coding: 88 with sr = 108 with sr = 0

Execution Time: 4474 to 7132 clock cycles for A > 020 clock cycles for $A \le 0$

Description:

The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point common logarithm (base 10) of A. Operands A, C and D are lost, Operand B is unchanged.

The LOG function accepts any positive input data value that can be represented by the data format. If LOG of a non-positive value is attempted an error status of 0100 is returned.

Accuracy: LOG exhibits a maximum absolute error of 2.0×10^{-7} for the input range from 0.1 to 10, and a maximum relative error of 2.0×10^{-7} for positive values less than 0.1 or greater than 10.

Status Affected: Sign, Zero, Error Field

| BEFORE | STACK CONTENTS | AFTER |
|--------|----------------|-------|
| Α | → TOS → | R |
| В | | В |
| С | | |
| D | | |
| 32- | - | 32 |

LN

32-BIT FLOATING-POINT NATURAL LOGARITHM

09 with sr = 0

Execution Time: 4298 to 6956 clock cycles for A > 0 20 clock cycles for A \leq 0

Description:

The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point natural logarithm (base e) of A. Operands A, C and D are lost. Operand B is unchanged. The LN function accepts all positive input data values that can be represented by the data format. If LN of a non-positive

number is attempted an error status of 0100 is returned. **Accuracy:** LN exhibits a maximum absolute error of 2 x 10⁻⁷ for the input range from e⁻¹ to e, and a maximum relative error of 2.0 x 10⁻⁷ for positive values less

than e⁻¹ or greater than e. Status Affected: Sign, Zero, Error Field

BEFORE STACK CONTENTS AFTER

A TOS R

B B

C D

D 32

NOP

NO OPERATION

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 0 0 0 0 0

00 with sr = 0

Execution Time: 4 clock cycles

80 with sr = 1

Hex Coding: Execution Ti Description:

The NOP command performs no internal data manipulations. It may be used to set or clear the service request interface line without changing the contents of the stack.

Status Affected: The status byte is cleared to all zeroes.

POPD

32-BIT STACK POP




38 with sr = 0

Execution Time: 12 clock cycles

Description:
The 32-bit stack is moved up so that the old NOS becomes the new TOS. The previous TOS rotates to the bottom of the stack. All operand values are unchanged. POPD and POPF execute the

same operation. Status Affected: Sign, Zero

STACK CONTENTS



POPF

32-BIT STACK POP

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 1 1 0 0 0

Hex Coding: 98 with sr = 1 18 with sr = 0


Execution Time: 12 clock cycles

Description:
The 32-bit stack is moved up so that the old NOS becomes the new TOS. The old TOS rotates to the bottom of the stack. All

same operation. Status Affected: Sign, Zero

STACK CONTENTS

operand values are unchanged. POPF and POPD execute the



POPS

16-BIT STACK POP

7 6 5 4 3 2 1 0

Binary Coding: sr 1 1 1 1 0 0 0

Hex Coding: F8 with sr = 178 with sr = 0


Execution Time: 10 clock cycles

Description:

The 16-bit stack is moved up so that the old NOS becomes the new TOS. The previous TOS rotates to the bottom of the stack. All operand values are unchanged.

Status Affected: Sign, Zero

STACK CONTENTS



PTOD

PUSH 32-BIT TOS ONTO STACK

7 6 5 4 3 2 1 0


Binary Coding: sr 0 1 1 0 1 1 1

Hex Coding: B7 with sr = 1 37 with sr = 0 Execution Time: 20 clock cycles

Description:

The 32-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand D is lost. All other operand values are unchanged. PTOD and PTOF execute the same operation.

Status Affected: Sign, Zero



PTOF

PUSH 32-BIT TOS ONTO STACK

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------|-------|-----|---|---|---|---|---|
| Binary Coding: | sr | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| Hey Coding: | 97 wi | th er | - 1 | | | | | |

Hex Coding

97 with sr = 117 with sr = 0

Execution Time: 20 clock cycles

Description:

The 32-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand D is lost. All other operand values are unchanged. PTOF and PTOD execute the same op-

eration.

Status Affected: Sign, Zero

STACK CONTENTS

| BEFORE | | AFTER |
|--------|-----|-------|
| Α - | TOS | A |
| В | | A |
| С | | В |
| D | | С |
| 32 - | - | 32 |

PTOS

PUSH 16-BIT TOS ONTO STACK

7 6 5 4 3 2 1 0

Binary Coding: sr 1 1 1 0 1 1 1

Hex Coding: F7 with sr = 177 with sr = 0

Execution Time: 16 clock cycles Description:

The 16-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand H is lost and all other

operand values are unchanged. Status Affected: Sign, Zero

STACK CONTENTS

| BEFORE | | AFTER |
|--------|------|-------|
| Α - | TOS- | - A |
| В | | A |
| С | | В |
| D | | C |
| E | | D |
| F | | E |
| G | | F |
| Н | | G |
| 16- | | 16- |

PUPI

PUSH 32-BIT FLOATING-POINT π

1A with sr = 0
Execution Time: 16 clock cycles

Description:

The 32-bit stack is moved down so that the previous TOS occupies the new NOS location. 32-bit floating-point constant π is entered into the new TOS location. Operand D is lost. Operands A, B and C are unchanged.

Status Affected: Sign, Zero

| BEFORE | | AFTER |
|--------|---------|-------|
| A | → TOS → | π |
| В | | A |
| С | | В |
| D | | С |
| 32- | | 32- |

PWR

32-BIT FLOATING-POINT X^Y

Binary Coding:

| Sr | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
|----|---|---|---|---|---|---|---|
|----|---|---|---|---|---|---|---|

0B with sr = 0

Execution Time: 8290 to 12032 clock cycles

Execution Time: 8290 to 12032 clock cycles Description:

32-bit floating-point operand B at the NOS is raised to the power specified by the 32-bit floating-point operand A at the TOS. The result R of B* replaces B and the stack is moved up so that R occupies the TOS. Operands A, B, and D are lost. Operand C is unchanged.

The PWR function accepts all input data values that can be represented in the data format for operand A and all positivalues for operand B. If operand B is non-positive an error status of 0100 will be returned. The EXP and LN functions are used to implement PWR using the relationship $B^A = EXP \left[A(LN B)\right]$. Thus if the term $\left[A(LN B)\right]$ is outside the range of $-1.0 \times 2^{+5}$ to $+1.0 \times 2^{+5}$ an error status of 1100 will be returned. Underflow and overflow conditions can occur.

Accuracy: The error performance for PWR is a function of the LN and EXP performance as expressed by:


||Relative Error||PWR| = ||Relative Error||EXP+|A(Absolute

 $|(Relative Error)_{PWR}| = |(Relative Error)_{EXP} + |A(Absolute Error)_{LN}|$

The maximum relative error for PWR occurs when A is at its maximum value while $\left[A(LN~B)\right]$ is near 1.0 x 2⁵ and the EXP error is also at its maximum. For most practical applications the relative error for PWR will be less than 7.0 x 10⁻⁷

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



SADD

16-BIT

Binary Coding:

| (| 0 | 5 | 4 | 3 | 2 | 1 | U |
|------|--------|-----|---|---|---|---|---|
| SI | 1 | 1 | 0 | 4 | 1 | 0 | 0 |
| EC w | ith sr | = 1 | | | | | |

Hex Coding:


6C with sr = 0
Execution Time: 16 to 18 clock cycles

Description:

16-bit fixed-point two's complement integer operand A at the TOS is added to 16-bit fixed-point two's complement integer operand B at the NOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operand B is lost. All other operands are unchanged.

If the addition generates a carry bit it is reported in the status register. If an overflow occurs it is reported in the status register and the 16 least significant bits of the result are returned.

Status Affected: Sign. Zero, Carry, Error Field



SDIV

16-BIT FIXED-POINT DIVIDE

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----|---|---|---|---|---|---|---|
| Binary Coding: | sr | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

Hex Coding:

EF with sr = 1 6F with sr = 0

Execution Time: 84 to 94 clock cycles for A ≠ 0 14 clock cycles for A = 0


Description:

16-bit fixed-point two's complement integer operand B at the NOS is divided by 16-bit fixed-point two's complement integer operand A at the TOS. The 16-bit integer quotient R replaces B and the stack is moved up so that R occupies the TOS. No remainder is generated. Operands A and B are lost. All other operands are unchanged.

If A is zero, R will be set equal to B and the divide-by-zero error status will be reported.

Status Affected: Sign. Zero. Error Field

STACK CONTENTS



SIN

32-BIT FLOATING-POINT SINE

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 0 0 0 1 0

Hex Coding: 82 with sr = 1

02 with sr = 0

Execution Time: 3796 to 4808 clock cycles for $|A| > 2^{-12}$

radians
30 clock cycles for |A| ≤ 2⁻¹² radians

Description:

The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point sine of A. A is assumed to be in radians. Operands A, C and D are lost. Operand B is unchanged.

The SIN function will accept any input data value that can be represented by the data format. All input values are range reduced to fall within the interval $-\pi/2$ to $+\pi/2$ radians.

Accuracy: SIN exhibits a maximum relative error of 5.0 x 10^{-7} for input values in the range of -2π to $+2\pi$ radians.

Status Affected: Sign, Zero



16-BIT FIXED-POINT MULTIPLY, LOWER

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|------|--------|-----|---|---|---|---|---|
| Binary Coding: | sr | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| Hex Coding: | EE w | ith sr | = 1 | | | | | |

Hex Coding:


6E with sr = 0

Execution Time: 84 to 94 clock cycles Description:

16-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 16-bit fixed-point two's complement integer operand B at the NOS. The 16-bit least significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The most significant half of the product is lost. Operands A and B are lost. All other operands are unchanged. The overflow status bit is set if the discarded upper half was non-zero. If either A or B is the most negative value that can be represented in the format, that value is returned as R and the overflow status is set.

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



SMUU

16-BIT FIXED-POINT MULTIPLY, UPPER

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|----------------|----|---|---|---|---|---|---|---|--|
| Binary Coding: | sr | 1 | 1 | 1 | 0 | 1 | 1 | 0 | |

Hex Coding:

F6 with sr = 1


76 with sr = 0

Execution Time: 80 to 98 clock cycles Description:

16-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 16-bit fixed-point two's complement integer operand B at the NOS. The 16-bit most significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The least significant half of the product is lost. Operands A and B are lost. All other operands are un-

If either A or B is the most negative value that can be represented in the format, that value is returned as R and the overflow status is set.

Status Affected: Sign, Zero, Error Field



SQRT

32-BIT FLOATING-POINT SQUARE ROOT

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------------|----|---|---|---|---|---|---|---|
| Binary Coding: | sr | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| recommendation of the | | | - | | | | | |

Hex Coding: 81 with sr = 101 with sr = 0

Execution Time: 782 to 870 clock cycles

Description:

32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point square root of A. Operands A and D are lost. Operands B and C are not changed.

SQRT will accept any non-negative input data value that can be represented by the data format. If A is negative an error code of 0100 will be returned in the status register.

Status Affected: Sign Zero Error Field

| BEFORE | STACK CONTENTS | AFTER |
|--------|----------------|-------|
| Α | → TOS → | R |
| В | | В |
| С | | С |
| D | | |
| 32 | - | 32 |

SSUB

16-BIT FIXED-POINT SUBTRACT

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|------|--------|-----|---|---|---|---|---|
| g: | sr | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| y. | ED.W | ith sr | - 1 | | - | _ | - | - |

6D with sr = 0
Execution Time: 30 to 32 clock cycles

Hex Coding: Execution Ti Description:

Binary Codin

16-bit fixed-point two's complement integer operand A at the TOS is subtracted from 16-bit fixed-point two's complement integer operand B at the NOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operand B is lost. All other operands are unchanged.

If the subtraction generates a borrow it is reported in the carry status bit. If A is the most negative value that can be represented in the format the overflow status is set. If the result cannot be represented in the format range, the overflow status is set and the 16 least significant bits of the result are returned as R.

Status Affected: Sign. Zero, Carry, Error Field

| EFORE | STACK CONTENTS | AFTER |
|-------|----------------|-------|
| Α - | TOS- | R |
| В | | C |
| С | | D |
| D | | E |
| E | | F |
| F | | G |
| G | | Н |
| Н | | Α |
| 16- | | 16- |

TAN

32-BIT FLOATING-POINT TANGENT



Hex Coding: 84 with sr = 104 with sr = 0

Execution Time: 4894 to 5886 clock cycles for IAI > 2⁻¹²

30 clock cycles for IAI ≤ 2⁻¹² radians


Description:

The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point tangent of A. Operand A is assumed to be in radians. A, C and D are lost. B is unchanged.

The TAN function will accept any input data value that can be represented in the data format. All input data values are range-reduced to fall within $-\pi/4$ to $+\pi/4$ radians. TAN is unbounded for input values near odd multiples of $\pi/2$ and in such cases the overflow bit is set in the status register. For angles smaller than 2^{-12} radians, TAN returns A as the tangent of A.

Accuracy: TAN exhibits a maximum relative error of 5.0 x 10^{-7} for input data values in the range of -2π to $+2\pi$ radians except for data values near odd mul-

tiples of $\pi/2$. Status Affected: Sign, Zero, Error Field (overflow)



XCHD

EXCHANGE 32-BIT STACK OPERANDS

39 with sr = 0

Execution Time: 26 clock cycles

xecution Time: 25 clo

Description:

32-bit operand A at the TOS and 32-bit operand B at the NOS are exchanged. After execution, B is at the TOS and A is at the NOS. All operands are unchanged. XCHD and XCHF execute the same operation.

Status Affected: Sign. Zero

| BEFORE | STACK CONTENTS | AFTER |
|--------|----------------|-------|
| Α | TOS | В |
| В | | Α |
| С | | С |
| D | | D |
| 32 | | 32 |

XCHF

EXCHANGE 32-BIT STACK OPERANDS

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------|-------|-----|---|---|---|---|---|
| Binary Coding: | sr | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| Hex Coding: | 99 wi | th sr | = 1 | | | | | |

19 with sr = 0Execution Time: 26 clock cycles

Description:

32-bit operand A at the TOS and 32-bit operand B at the NOS are exchanged. After execution, B is at the TOS and A is at the NOS. All operands are unchanged. XCHD and XCHF execute the same operation.

Status Affected: Sign, Zero

STACK CONTENTS

| BEFORE | | AFTER |
|--------|---------|-------|
| Α | → TOS → | В |
| В | | Α |
| С | | С |
| D | | D |
| 32 | - | 32 |

XCHS

EXCHANGE 16-BIT STACK OPERANDS

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----|---|---|---|---|---|---|---|
| Binary Coding: | sr | 1 | 1 | 1 | 1 | 0 | 0 | 1 |

Hex Coding:


F9 with sr = 1 79 with sr = 0Execution Time: 18 clock cycles

Description:

16-bit operand A at the TOS and 16-bit operand B at the NOS are exchanged. After execution, B is at the TOS and A is at

the NOS. All operand values are unchanged.

Status Affected: Sign, Zero



Am9511A MAXIMUM RATINGS beyond which useful life may be impaired

| Storage Temperature | -65 to +150°C |
|-----------------------------------------|-----------------|
| VDD with Respect to VSS | -0.5V to +15.0V |
| VCC with Respect to VSS | -0.5V to +7.0V |
| All Signal Voltages with Respect to VSS | -0.5V to +7.0V |
| Power Dissipation (Package Limitation) | 2.0W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGE

| Part Number | Ambient Temperature | VSS | VCC | VDD |
|-------------|------------------------------------------|-----|------------|-----------|
| Am9511ADC | $0^{\circ}C \leq T_{A} \leq 70^{\circ}C$ | ov | +5.0V ±5% | +12V ±5% |
| Am9511A-1DC | $0^{\circ}C \leq T_{A} \leq 70^{\circ}C$ | OV | +5.0V ±5% | +12V ±5% |
| Am9511A-4DC | 0°C ≤ T _A ≤ 70°C | OV | +5.0V ±5% | +12V ±5% |
| Am9511ADI | -40°C ≤ T _A ≤ 85°C | 0V | +5.0V ±10% | +12V ±10% |
| Am9511A-1DI | -40°C ≤ T _A ≤ 85°C | 0V | +5.0V ±10% | +12V ±10% |
| Am9511ADM | -55°C ≤ T _A ≤ 125°C | OV | +5.0V ±10% | +12V ±10% |
| Am9511A-1DM | -55°C ≤ T _A ≤ 125°C | ov | +5.0V ±10% | +12V ±10% |

ELECTRICAL CHARACTERISTICS Over Operating Range (Note 1)

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
|------------|---------------------|--------------------------|------|------|-------------------|-------|
| VOH | Output HIGH Voltage | $IOH = -200 \mu A$ | 3.7 | | | Volts |
| VOL | Output LOW Voltage | IOL = 3.2mA | | | 0.4 | Volts |
| VIH | Input HIGH Voltage | | 2.0 | | VCC | Volts |
| VIL | Input LOW Voltage | | -0.5 | | 8.0 | Volts |
| IIX | Input Load Current | VSS ≤ VI ≤ VCC | | | ±10 | μΑ |
| IOZ | Data Bus Leakage | VO = 0.4V | | | 10 | μΑ |
| 102 | Data bus Leakage | VO = VCC | | | VCC 0.8 ±10 | .03 |
| | | T _A = +25°C | | 50 | 90 | |
| ICC | VCC Supply Current | T _A = 0°C | | | 95 | mA |
| | | T _A = -55°C | | | 100 | |
| | | T _A = +25°C | | 50 | 90 | |
| IDD | VDD Supply Current | T _A = 0°C | | | 95 | mA |
| | | T _A = -55°C | | | 100 | |
| co | Output Capacitance | | | 8 | 10 | pF |
| CI | Input Capacitance | fc = 1.0MHz, Inputs = 0V | | 5 | 8 | pF |
| CIO | I/O Capacitance | | | 10 | 12 | pF |

Halto

SWITCHING CHARACTERISTICS

| arameters Description | | Am9 Min | 511A Max | Am95 Min | 11A-1 Max | Am95 Min | 511A-4 Max | Units | |
|-----------------------|----------------------------------------------|------------|-------------|-------------|--------------|--------------|---------------|------------|-------|
| TAPW | EACK LOW Pulse Width | 1 | 100 | | 75 | | 50 | | ns |
| TCDR | C/D to RD LOW Set-up | Time | 0 | | 0 | | 0 | | ns |
| TCDW | C/D to WR LOW Set-up | Time | 0 | | 0 | | 0 | | ns |
| тсрн | Clock Pulse HIGH Widtl | 1 | 200 | | 140 | | 100 | | ns |
| TCPL | Clock Pulse LOW Width | 240 | | 160 | | 120 | | ns | |
| TCSR | CS LOW to RD LOW Set-up Time | | 0 | DECEMBER 1 | 0 | | 0 | | ns |
| TCSW | CS LOW to WR LOW S | et-up Time | 0 | | 0 | | 0 | | ns |
| TCY | Clock Period | | 480 | 5000 | 320 | 3300 | 250 | 2500 | ns |
| TDW | Data Bus Stable to WR | | 150 | | 100 (Note 9) | | 100 | | ns |
| TEAE | EACK LOW to END HIGH Delay | | | 200 | | 175 | | 150 | ns |
| TEPW | END LOW Pulse Width (Note 4) | | 400 | | 300 | | 200 | | ns |
| TOP | Data Bus Output Valid to PAUSE HIGH Delay | | 0 | | 0 | 186 | 0 | | ns |
| | PAUSE LOW Pulse | Data | 3.5TCY+50 | 5.5TCY+300 | 3.5TCY+50 | 5.5TCY+200 | 3.5TCY+50 | 5.5TCY+200 | ns |
| TPPWR | Width Read (Note 5) Status | | 1.5TCY+50 | 3.5TCY+300 | 1.5TCY+50 | 3.5TCY+200 | 1.5TCY+50 | 3.5TCY+200 | |
| TPPWW | PAUSE LOW Pulse Width Write (Note 8) | | | 50 | | 50 | | 50 | ns |
| TPR | PAUSE HIGH to RD HIGH Hold Time | | 0 | | 0 | | 0 | | ns |
| TPW | PAUSE HIGH to WR HIGH Hold Time | | 0 | WELEN. | 0 | | 0 | | ns |
| TRCD | RD HIGH to C/D Hold T | ime | 0 | | 0 | | 0 | | ns |
| TRCS | RD HIGH to CS HIGH H | Hold Time | 0 | | 0 | | 0 | | ns |
| TRO | RD LOW to Data Bus C | N Delay | 50 | - | 50 | | 25 | | ns |
| TRP | RD LOW to PAUSE LO Delay (Note 6) | W | | 150 | | 100 (Note 9) | | 100 | ns |
| TRZ | RD HIGH to Data Bus (| OFF Delay | 50 | 200 | 50 | 150 | 25 | 100 | ns |
| TSAPW | SVACK LOW Pulse Win | dth | 100 | | 75 | | 50 | 1,051,99 | ns |
| TSAR | SVACK LOW to SVREQ | | | 300 | | 200 | | 150 | ns |
| TWCD | WR HIGH to C/D Hold Time | | 60 | | 30 | | 30 | | ns |
| TWCS | WR HIGH to CS HIGH | Hold Time | 60 | | 30 | | 30 | | ns |
| TWD | WR HIGH to Data Bus | Hold Time | 20 | | 20 | | 20 | | ns |
| | Write Inactive Time | Command | 3TCY | | 3TCY | | 3TCY | | ns |
| TWI | write inactive Time | Data | 4TCY | | 4TCY | | 4TCY | | 11.00 |
| TWP | WR LOW to PAUSE LO Delay (Note 6) | W | | 150 | | 100 (Note 9) | 2000 | 100 | ns |


- Notes: 1. Typical values are for T_A = 25°C, nominal supply voltages and nominal processing parameters.
 - 2. Switching parameters are listed in alphabetical order.
 - 3. Test conditions assume transition times of 20ns or less, output loading of one TTL gate plus 100pF and timing reference levels of 0.8V and 2.0V.
 - 4. END low pulse width is specified for EACK tied to VSS. Otherwise TEAE applies.
 - 5. Minimum values shown assume no previously entered command is being executed for the data access. If a previously entered command is being executed, PAUSE LOW Pulse Width is the time to complete execution plus the time shown. Status may be read at any time without exceeding the time shown.
 - 6. PAUSE is pulled low for both command and data operations.
 - TEX is the execution time of the current command (see the Command Execution Times table).
 - 8. PAUSE low pulse width is less than 50ns when writing into the data port or the control port as long as the duty requirement (TWI) is observed and no previous command is being executed. TWI may be safely violated up to 500ns as long as the extended TPPWW that results is observed. If a previously entered command is being executed, PAUSE LOW Pulse Width is the time to complete execution plus the time shown.
 - 9. 150ns for the Am9511A-1DM.

SWITCHING WAVEFORMS


INPUT WAVEFORMS FOR AC TESTS



READ OPERATIONS



WRITE OPERATIONS



APPLICATION INFORMATION

The diagram in Figure 2 shows the interface connections for the Am9511A APU with operand transfers handled by an Am9517A DMA controller, and CPU coordination handled by an Am9519A Interrupt Controller. The APU interrupts the CPU to indicate that a command has been completed. When the performance enhancements provided by the DMA and Interrupt

operations are not required, the APU interface can be simplified as shown in Figure 1. The Am9511A APU is designed with a general purpose 8-bit data bus and interface control so that it can be conveniently used with any general 8-bit processor.




Figure 1. Am9511A Minimum Configuration Example.






Figure 2. Am9511A High Performance Configuration Example.

PHYSICAL DIMENSIONS Dual In-Line





Appendix B

DISTINCTIVE CHARACTERISTICS

- · Single (32-bit) and double (64-bit) precision capability · Add, subtract, multiply and divide functions
- · Compatible with proposed IEEE format
- · Easy interfacing to microprocessors
- · 8-bit data bus
- Standard 24-pin package
- 12V and 5V power supplies
- Stack oriented operand storage
- Direct memory access or programmed I/O Data Transfers
- End of execution signal
- Error interrupt
- · All inputs and outputs TTL level compatible
- Advanced N-channel silicon gate MOS technology


GENERAL DESCRIPTION

The Am9512 is a high performance floating-point processor unit (FPU). It provides single precision (32-bit) and double precision (64-bit) add, subtract, multiply and divide operations. It can be easily interfaced to enhance the computational capabilities of the host microprocessor.

The operand, result, status and command information transfers take place over an 8-bit bidirectional data bus. Operands are pushed onto an internal stack by the host processor and a command is issued to perform an operation on the data stack. The results of this operation are available to the host processor by popping the stack.

Information transfers between the Am9512 and the host processor can be handled by using programmed I/O or direct memory access techniques. After completing an operation, the Am9512 activates an "end of execution" signal that can be used to interrupt the host processor.

BLOCK DIAGRAM



ORDERING INFORMATION

| Package | Ambient | | | | Maximum Clock Frequency | | |
|--------------|-----------------------------------------------------------------------|-----|------------|-----------------|-------------------------|-------------|--|
| | Temperature | VSS | Vcc | V _{DD} | 2MHz | 3MHz | |
| | $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}$ | 0V | +5.0V ±5% | +12V ±5% | Am9512DC | Am9512-1DC | |
| Hermetic DIP | $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$ | OV | +5.0V ±10% | +12V ±10% | Am9512DI | Am9512-1DI | |
| | -55°C ≤ T _A ≤ +125°C | ov | +5.0V ±10% | +12V ±10% | Am9512DMB | Am9512-1DMB | |

CONNECTION DIAGRAM Top View END CLK vcc [EACK RESE SVACK [CD SVREQ [20 T AD FRR WE Am9512 DO NOT CS HSE PAUSE DB0 | DB1 7 VDD DB2 [DB7 T DB6 DR3 [084 DBS Note: Pin 1 is marked for orientation. MOS-204

INTERFACE SIGNAL DESCRIPTION

VCC: +5V Power Supply
VDD: +12V Power Supply

VSS: Ground

CLK (Clock, Input)

An external timing source connected to the CLK input provides the necessary clocking.

RESET (Reset, Input)

A HIGH on this input causes initialization. Reset terminates any operation in progress, and clears the status register to zero. The internal stack pointer is initialized and the contents of the stack may be affected. After a reset the END output, the ERR output and the SVREQ output will be LOW. For proper initialization, RESET must be HIGH for at least five CLK periods following stable power supply voltages and stable clock.

C/D (Command/Data Select, Input)

The C/\overline{D} input together with the \overline{RD} and \overline{WR} inputs determines the type of transfer to be performed on the data bus as follows:

| C/D | RD W | | Function | | | | |
|-----|------|-----|-------------------------------|--|--|--|--|
| L | Н | L | Push data byte into the stack | | | | |
| L | L | - н | Pop data byte from the stack | | | | |
| Н | Н | L | Enter command | | | | |
| Н | L | Н | Read Status | | | | |
| X | -L | L | Undefined | | | | |

L = LOW

END (End of Execution, Output)

A HIGH on this output indicates that execution of the current command is complete. This output will be cleared LOW by activating the EACK input LOW or performing any read or write operation or device initialization using the RESET, IEEACK is ted LOW, the END output will be a pulse (see EACK description).

Reading the status register while a command execution is in progress is allowed. However any read or write operation clears

the flip-flop that generates the END output. Thus such continuous reading could conflict with internal logic setting of the END flip-flop at the end of command execution.

EACK (End Acknowledge, Input)

This input when LOW makes the END output go LOW. As menioned earlier HIGH on the END output signals completion of a command execution. The END signal is derived from an internal flip-flop which is clocked at the completion of a command. This flip-flop is clocked to the reset state when EACR is LOW. Consequently, if EACR is tied LOW, the END output will be a pulse that is approximately one CLK period wide.

SVREQ (Service Request, Output)

A HIGH on this output indicates completion of a command. In this sense this output is the same as the END output. However, the Service Bit in the Command Register determines whether the SVREQ output will go HIGH at the completion of a command. This bit must be 1 for SVREQ to go HIGH. The SVREQ can be cleared (i.e., go LOW) by activating the SVACK input LOW or initializing the device using the RESET. Also, the SVREQ will be automatically cleared after completion of any command that has the service request bit as 0.

SVACK (Service Acknowledge, Input)

A LOW on this input clears SVREQ. If the SVACK input is permanently tied LOW, it will conflict with the internal setting of the SVREQ output. Thus the SVREQ indication cannot be relied upon if the SVACK is tied LOW.

DB0-DB7 (Data Bus, Input/Output)

These eight bidirectional lines are used to transfer command, status and operand information between the device and the host processor. DB0 is the least significant and DB7 is the most significant bit position. HIGH on a data bus line corresponds to 1 and LOW corresponds to 0.

When pushing operands on the stack using the data bus, the least significant byte must be pushed first and most significant byte last. When popping the stack to read the result of an operation, the most significant byte will be available on the data bus first and the least significant byte will be the last. Moreover, for pushing operands and popping results, the number of transactions must be equal to the proper number of bytes appropriate for the chosen format. Otherwise, the internal byte pointer will not be aligned properly. The Am9512 single precision format requires 4 bytes and double precision format requires 8 bytes.

ERR (Error, Output)

This output goes HIGH to indicate that the current command execution resulted in an error condition. The error conditions are: attempt to divide by zero, exponent overflow and exponent underflow. The ERR output is cleared LOW on read status register operation or upon RESET.

The ERR output is derived from the error bits in the status register. These error bits will be updated internally at an appropriate time during a command execution. Thus ERR output going HIGH may not correspond with the completion of a command. Reading of the status register can be performed while a command execution is in progress. However it should be noted that reading the status register clears the ERR output. Thus reading the status register while a command execution in progress may result in an internal conflict with the ERR output.

H = HIGH

X = DON'T CARE

CS (Chip Select, Input)

This input must be LOW to accomplish any read or write operation to the Am9512.

To perform a write operation, appropriate data is presented on DB0 through DB7 lines, appropriate logic level on the C/\overline{D} input and the \overline{CS} input is made LOW. Whenever \overline{WR} and \overline{RD} inputs are both HIGH and \overline{CS} is LOW, PAUSE goes LOW. However actual writing into the Am9512 cannot start until \overline{WR} is made LOW. After initiating the write operation by the HIGH to LOW transition on the \overline{WR} input, the PAUSE output will go HIGH indicating the write operation has been acknowledged. The \overline{WR} input can go HIGH after PAUSE goes HIGH. The data lines, C/\overline{D} input and the \overline{CS} input can change when appropriate hold time requirements are satisfied. See write timing diagram for details.

To perform a read operation an appropriate logic level is established on the CiD input and CS is made LOW. The PAUSE output goes LOW because WR and RD inputs are HIGH. The read operation does not start until the RD input goes LOW, PAUSE will go HIGH indicating that read operation is complete and the required information is available on the DB0 through DB7 lines. This information will remain on the data lines as long as RD is LOW. The RD input can return HIGH anytime after PAUSE goes HIGH. The CS input and C/D input can change anytime after RD returns HIGH. See read timing diagram for details. If the CS is tied LOW permanently, PAUSE will remain LOW until the next Am9512 read or write access:

RD (Read, Input)

A LOW on this input is used to read information from an internal location and gate that information onto the data bus. The GS input must be LOW to accomplish the read operation. The C/D input determines what internal location is of inferest. See C/D. CS input descriptions and read timing diagram for details. If the END

output was HIGH, performing any read operation will make the END output go LOW after the HIGH to LOW transition of the RD input (assuming GS is LOW), If the ERR output was HIGH performing a status register read operation will make the ERR output LOW. This will happen after the HIGH to LOW transition of the RD input (assuming GS is LOW).

WR (Write, Input)

A LOW on this input is used to transfer information from the data bus into an internal location. The \overline{CS} must be LOW to accomplish the write operation. The $C\overline{D}$ determines which internal location is to be written. See $C\overline{D}$, \overline{CS} input descriptions and write timing diagram for details.

If the END output was HIGH, performing any write operation will make the END output go LOW after the LOW to HIGH transition of the \overline{WR} input (assuming \overline{CS} is LOW).

PAUSE (Pause, Output)

This output is a handshake signal used while performing read or write transactions with the Am9512. If the WR and RD inputs are both HIGH, the PAUSE output goes LOW with the CS input in anticipation of a transaction. If WR goes LOW to initiate a write transaction with proper signals established on the DB0-DB7, C/D inputs, the PAUSE will return HIGH indicating that the write operation has been accomplished. The WR can be made HIGH after this event. On the other hand, if a read operation is desired, the RD input is made LOW after activating CS LOW and establishing proper C/D input. (The PAUSE will go LOW in response to CS going LOW.) The PAUSE will return HIGH indicating completion of read. The RD can return HIGH after this event. It should be noted that a read or write operation can be initiated without any regard to whether a command execution is in progress or not. Proper device operation is assured by obeying the PAUSE output indication as described.

FUNCTIONAL DESCRIPTION

Major functional units of the Am9512 are shown in the block diagram. The Am9512 employs a microprogram controlled stack oriented architecture with 17-bit wide data paths.

The Arithmetic Unit receives one of its operands from the Operand Stack. This stack is an eight word by 17-bit two port memory with last in — first out (LIFO) attributes. The second operand to the Arithmetic Unit is supplied by the internal 17-bit bus. In addition to supplying the second operand, this bidirectional bus also carries the results from the output of the Arithmetic Unit when required. Writing into the Operand Stack takes place from this internal 17-bit bus when required. Also connected to this bus are the Constant ROM and Working Registers. The ROM provides the required constants to perform the mathematical operations while the Working Registers provide storage for the intermediate values during command execution.

Communication between the external world and the Am9512 takes place on eight bidirectional input/output lines, DB0 through

DB7 (Data Bus). These signals are gated to the internal 8-bit bus through appropriate interface and buffer circuitry. Multiplexing facilities exist for bidirectional communication between the internal eight and 17-bit buses. The Status Register and Command Register are also located on the 8-bit bus.

The Am9512 operations are controlled by the microprogram contained in the Control ROM. The Program Counter supplies the microprogram addresses and can be partially loaded from the Command Register. Associated with the Program Counter is the Subroutine Stack where return addresses are held during subroutine calls in the microprogram. The Microinstruction Register holds the current microinstruction being executed. The register facilitates pipelined microprogram execution. The Instruction Decode logic generates various internal control signals needed for the Am9512 operation.

The Interface Control logic receives several external inputs and provides handshake related outputs to facilitate interfacing the Am9512 to microprocessors.

COMMAND FORMAT

The Operation of the Am9512 is controlled from the host processor by issuing instructions called commands. The command format is shown below:



The command consists of 8 bits; the least significant 7 bits specify the operation to be performed as detailed in the accompanying

table. The most significant bit is the Service Request Enable bit. This bit must be a 1 if SVREQ is to go high at end of executing a command.

The Am9512 commands fall into three categories: Single precision arithmetic, double precision arithmetic and data manipulation. There are four arithmetic operations that can be performed with single precision (32-bit), or double precision (64-bit) floating-point numbers: add, subtract, multiply and divide. These operations require two operands. The Am9512 assumes that these operands are located in the internal stack as Top of Stack

(TOS) and Next on Stack (NOS). The result will always be returned to the previous NOS which becomes the new TOS. Results from an operation are of the same precision and format as the operands. The results will be rounded to preserve the accuracy. The actual data formats and rounding procedures are described in a later section. In addition to the arithmetic operations, the Am9512 implements eight data manipulating operations. These include changing the sign of a double or single precision operand located in TOS, exchanging single precision operands located at TOS and NOS, as well as copying and popping single or double precision operands. See also the sections on status register and operand formats.

The Execution times of the Am9512 commands are all data dependent. Table 2 shows one example of each command execution time:

Table 1. Command Decoding Table.

| | | Cor | nma | and | Bit | s | | | |
|---|---|-----|-----|-----|-----|---|----|----------|----------------------------------------------------------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Mnemonic | Description |
| X | 0 | 0 | 0 | 0 | 0 | 0 | 1 | SADD | Add TOS to NOS Single Precision and result to NOS. Pop stack. |
| X | 0 | 0 | 0 | 0 | 0 | 1 | 0 | SSUB | Subtract TOS from NOS Single Precision and result to NOS. Pop stack. |
| Х | 0 | 0 | 0 | 0 | 0 | 1 | 1 | SMUL | Multiply NOS by TOS Single Precision and result to NOS. Pop stack. |
| X | 0 | 0 | 0 | 0 | 1 | 0 | 0 | SDIV | Divide NOS by TOS Single Precision and result to NOS. Pop stack. |
| Х | 0 | 0 | 0 | 0 | 1 | 0 | 1 | CHSS | Change sign of TOS Single Precision operand. |
| X | 0 | 0 | 0 | 0 | 1 | 1 | 0 | PTOS | Push Single Precision operand on TOS to NOS. |
| X | 0 | 0 | 0 | 0 | 1 | 1 | 1 | POPS | Pop Single Precision operand from TOS. NOS becomes TOS. |
| x | 0 | 0 | 0 | 1 | 0 | 0 | 0 | XCHS | Exchange TOS with NOS Single Precision. |
| X | 0 | 1 | 0 | 1 | 1 | 0 | 1 | CHSD | Change sign of TOS Double Precision operand. |
| X | 0 | 1 | 0 | 1 | 1 | Ť | 0 | PTOD | Push Double Precision operand on TOS to NOS. |
| X | 0 | 1 | 0 | 1 | 1 | 1 | 1 | POPD | Pop Double Precision operand from TOS, NOS becomes TOS. |
| X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CLR | CLR status. |
| Х | 0 | 1 | 0 | 1 | 0 | 0 | ্ৰ | DADD | Add TOS to NOS Double Precision and result to NOS. Pop stack. |
| X | 0 | 1 | 0 | 1 | 0 | 1 | 0 | DSUB | Subtract TOS from NOS Double Precision and result to NOS, Pop stack, |
| X | 0 | 1 | 0 | 1 | 0 | 1 | 1 | DMUL | Multiply NOS by TOS Double Precision and result to NOS. Pop stack. |
| X | 0 | 1 | 0 | 1 | 1 | 0 | 0 | DDIV | Divide NOS by TOS Double Precision and result to NOS. Pop Stack. |

Table 2. Am9512 Execution Time in Cycles.

Single Precision

Add Subtract Multiply Divide

| Min | Тур | Max |
|-----|-----|-----|
| 58 | 220 | 512 |
| 56 | 220 | 512 |
| 192 | 220 | 254 |
| 228 | 240 | 264 |

Double Precision

| | Min | Тур | Max | |
|----------|------|------|------|--|
| Add | 578 | 1200 | 3100 | |
| Subtract | 578 | 1200 | 3100 | |
| Multiply | 1720 | 1770 | 1860 | |
| Divide | 4560 | 4920 | 5120 | |

Note: Typical for add and subtract, assumes the operands are within six decimal orders of magnitude. Max is derived from the maximum execution time of 1000 executions with random 32-bit or 64-bit patterns.

Table 3. Some Execution Examples.

| Command | TOS | NOS | Result | Clock periods |
|---------|-------------------|-------------------|-------------------|---------------|
| SADD | 3F800000 | 3F800000 | 40000000 | 58 |
| SSUB | 3F800000 | 3F800000 | 00000000 | 56 |
| SMUL | 40400000 | 3FC00000 | 40900000 | 198 |
| SDIV | 40000000 | 3F800000 | 3F000000 | 228 |
| CHSS | 3F800000 | | BF800000 | 10 |
| PTOS | 3F800000 | - | - | 16 |
| POPS | 3F800000 | 25.00 | - | 14 |
| XCHS | 3F800000 | 4000000 | | 26 |
| CHSD | 3FF00000000000000 | - | BFF0000000000000 | 24 |
| PTOD | 3FF0000000000000 | - | | 40 |
| POPD | 3FF0000000000000 | 200 | - | 26 |
| CLR | 3FF00000000000000 | | - | 4 |
| DADD | 3FF00000A0000000 | 8000000000000000 | 3FF00000A0000000 | 578 |
| DSUB | 3FF00000A0000000 | 80000000000000000 | 3FF00000A0000000 | 578 |
| DMUL | BFF8000000000000 | 3FF8000000000000 | C0020000000000000 | 1748 |
| DDIV | BFF8000000000000 | 3FF8000000000000 | BFF00000000000000 | 4560 |

Note: TOS, NOS and Result are in hexadecimal; Clock period is in decimal.

COMMAND INITIATION

After properly positioning the required operands in the stack, a command may be issued. The procedure for initiating a command execution is as follows:

- 1. Establish appropriate command on the DB0-DB7 lines.
- 2. Establish HIGH on the C/D input.
- Establish LOW on the CS input. Whenever WR and RD inputs are HIGH the PAUSE output follows the CS input. Hence PAUSE will become LOW.
- Establish LOW on the WR input after an appropriate set up time (see timing diagrams).
- Sometime after the HIGH to LOW level transition of WR input, the PAUSE output will become HIGH to acknowledge the write operation. The WR input can return to HIGH anytime after PAUSE goes HIGH. The DBO-DB7, C/D and CS inputs are allowed to change after the hold time requirements are satisfied (see timing diagram).

An attempt to issue a new command while the current command execution is in progress is allowed. Under these circumstances, the PAUSE output will not go HIGH until the current command execution is completed.

OPERAND ENTRY

The Am9512 commands operate on the operands located at the TOS and NOS and results are returned to the stack at NOS and then popped to TOS. The operands required for the Am9512 are one of two formats — single precision floating-point (4 bytes) or double precision floating-point (8 bytes). The result of an operation has the same format as the operands. In other words, operations using single precision quantities always result in a single precision result while operations involving double precision quantities will result in double precision result.

Operands are always entered into the stack least significant byte first and most significant byte last. The following procedure must be followed to enter operands into the stack:

- The lower significant operand byte is established on the DB0-DB7 lines.
- A LOW is established on the C/D input to specify that data is to be entered into the stack.
- The CS input is made LOW. Whenever the WR and RD inputs are HIGH, the PAUSE output will follow the CS input. Thus PAUSE output will become LOW.
- After appropriate set up time (see timing diagrams), the WR input is made LOW.
- Sometime after this event, PAUSE will return HIGH to indicate that the write operation has been acknowledged.
- Anytime after the PAUSE output goes HIGH the WR input can be made HIGH. The DB0-DB7, C/D and CS inputs can change after appropriate hold time requirements are satisfied (see timing diagrams).

The above procedure must be repeated until all bytes of the operand are pushed into the stack. It should be noted that for single precision operands 4 bytes should be pushed and 8 bytes must be pushed for double precision. Not pushing all the bytes of a quantity will result in byte pointer misalignment.

The Am9512 stack can accommodate 4 single precision quantities or 2 double precision quantities. Pushing more quantities than the capacity of the stack will result in loss of data which is usual with any LIFO stack.

REMOVING THE RESULTS

Result from an operation will be available at the TOS. Results can be transferred from the stack to the data bus by reading the stack.

When the stack is popped for results, the most significant byte is available first and the least significant byte last. A result is always of the same precision as the operands that produced it. Thus when the result is taken from the stack, the total number of bytes popped out should be appropriate with the precision – single precision results are 4 bytes and double precision results are 8 bytes. The following prodedure must be used for reading the result from the stack:

- A LOW is established on the C/D input.
- The CS input is made LOW. When WR and RD inputs are both HIGH, the PAUSE output follows the CS input, thus PAUSE will be LOW.
- After appropriate set up time (see timing diagrams), the RD input is made LOW.
- Sometime after this, PAUSE will return HIGH indicating that the data is available on the DB0-DB7 lines. This data will remain on the DB0-DB7 lines as long as the RD input remains LOW.
- Anytime after PAUSE goes HIGH, the RD input can return HIGH to complete transaction.
- The CS and C/D inputs can change after appropriate hold time requirements are satisfied (see timing diagram).
- Repeat this procedure until all bytes appropriate for the precision of the result are popped out.

Reading of the stack does not alter its data; it only adjusts the byte pointer. If more data is popped than the capacity of the stack, the internal byte pointer will wrap around and older data will be read again, consistent with the LIFO stack.

READING STATUS REGISTER


The Am9512 status register can be read without any regard to whether a command is in progress or not. The only implication that has to be considered is the effect this might have on the END and ERR outputs discussed in the signal descriptions.

The following procedure must be followed to accomplish status register reading.

- 1. Establish HIGH on the C/D input.
- Establish LOW on the CS input. Whenever WR and RD inputs are HIGH, PAUSE will follow the CS input. Thus, PAUSE will go LOW.
- After appropriate set up time (see timing diagram) RD is made LOW.
- Sometime after the HIGH to LOW transition of RD, PAUSE will become HIGH indicating that status register contents are available on the DB0-DB7 lines. These lines will contain this information as long as RD is LOW.
- The RD input can be returned HIGH anytime after PAUSE goes HIGH.
- The C/D input and CS input can change after satisfying appropriate hold time requirements (see timing diagram).

DATA FORMATS

The Am9512 handles floating-point quantities in two different formats – single precision and double precision. The single precision quantities are 32-bits long as shown below.



Bit 31:

S = Sign of the mantissa. 1 represents negative and 0 represents positive.


Bits 23-30

E = These 8-bits represent a biased exponent. The bias is $2^7 - 1 = 127$

Bits 0-22

M = 23-bit mantissa. Together with the sign bit, the mantissa represents a signed fraction in sign-magitude notation. There is an implied 1 beyond the most significant bit (bit 22) of the mantissa. In other words, the mantissa is assumed to be a 24-bit normalized quantity and the most significant bit which will always be 1 due to normalization is implied. The Am9512 restores this implied bit internally before performing arithmetic; normalizes the result and strips the implied bit before returning the results to the external data bus. The binary point is between the implied bit and bit 22 of the mantissa.

The quantity N represented by the above notation is



Provided E # 0 or all 1's.

A double precision quantity consists of the mantissa sign bit(s), an 11 bit biased exponent (E), and a 52-bit mantissa (M). The bias for double precision quantities is $2^{10}-1$. The double precision format is illustrated below.



Bit 63:

 $S = \mbox{Sign of the mantissa.} \ 1$ represents negative and 0 represents positive.


Bits 52-62

E = These 11 bits represent a biased exponent. The bias is $2^{10} - 1 = 1023$.

Bit 0-51

M = 52-bit mantissa. Together with the sign bit, the mantissa represents a signed fraction in sign-magnitude notation. There is an implied 1 beyond the most significant bit (bit 51) of the mantissa. In other words, the mantissa is assumed to a 53-bit normalized quantity and the most significant bit, which will always be a 1 due to normalization, is implied. The Am9512 restores this implied bit internally before performing arithmetic; normalizes the result and strips the implied bit before returning the result to the external data bus. The binary point is between the implied bit and bit 51 of the mantissa.

The quantity N represented by the above notation is



Provided E # 0 or all 1's.

STATUS REGISTER

The Am9512 contains an 8-bit status register with the following format.



Bit 0 and bit 4 are reserved. Occurrence of exponent perflow (V). exponent underflow (U) and divide exception (D) are indicated by bits 1, 2 and 3 respectively. An attempt to divide by zero is the only divide exception. Bits 5 and 6 represent a zero result and the sign of a result respectively. Bit 7 (Busy) of the status register indicates if the Am9512 is currently busy executing a command. All the bits are initialized to zero upon reset. Also, executing a CLR (Clear Status) command will result in all zero status register bits. A zero in Bit 7 indicates that the Am9512 is not busy and a new command may be initiated. As soon as a new command is issued. Bit 7 becomes 1 to indicate the device is busy and remains 1 until the command execution is complete. at which time it will become 0. As soon as a new command is issued, status register bits 0, 1, 2, 3, 4, 5 and 6 are cleared to zero. The status bits will be set as required during the command execution. Hence, as long as bit 7 is 1, the remainder of the status register bit indications should not be relied upon unless the ERR occurs. The following is a detailed status bit description.

- Bit 0 Reserved
- 3it 1 Exponent overflow (V): When 1, this bit indicates that exponent overflow has occurred. Cleared to zero otherwise.
- Bit 2 Exponent Underflow (U): When 1, this bit indicates that exponent underflow has occurred. Cleared to zero otherwise.
- Bit 3 Divide Exception (D): When 1, this bit indicates that an attempt to divide by zero is made. Cleared to zero otherwise
- Bit 4 Reserved
- Bit 5 Zero (Z): When 1, this bit indicates that the result returned to TOS after a command is all zeros. Cleared to zero otherwise.
- Bit 6 Sign (S): When 1, this bit indicates that the result returned to TOS is negative. Cleared to zero otherwise.
- Bit 7 Busy: When 1, this bit indicates the Am9512 is in the process of executing a command. It will become zero after the command execution is complete.

All other status register bits are valid when the Busy bit is zero.

ALGORITHMS OF FLOATING-POINT ARITHMETIC

1. Floating Point to Decimal Conversion

As an introduction to floating-point arithmetic, a brief description of the Decimal equivalent of the Am9512 floating-point format should help the reader to understand and verify the validity of the arithmetic operations. The Am9512 single precision format is used for the following discussions. With a minor modification of the field lengths, the discussion would also apply to the double precision format.

There are three parts in a floating point number:

 a. The sign – the sign applies to the sign of the number. Zero means the number is positive or zero. One means the number is negative. b. The exponent - the exponent represents the magnitude of the number. The Am9512 single precision format has an excess 127₁₀ notation which means the code representation is 127₁₀ higher than the actual value. The following are a few examples of actual versus coded exponent.

| Coded |
|--------|
| +25410 |
| 12710 |
| +110 |
| |

c. The mantissa - the mantissa is a 23-bit value with the binary point to the left of the most significant bit. There is a hidden 1 to the left of the binary point so the mantissa is always less than 2 and greater than or equal to 1.

To find the Decimal equivalent of the floating point number, the mantissa is multiplied by 2 to the power of the actual exponent. The number is negated if the sign bit = 1. The following are two examples of conversion:

Example 1



Example 2



2. Unpacking of the Floating-Point Numbers

The Am9512 unpacks the floating point number into three parts before any of the arithmetic operation. The number is divided into three parts as described in Section 1. The sign and exponent are copied from the original number as 1 and 8-bit numbers respectively. The mantissa is stored as a 24-bit number. The least significant 23 bits are copied from the original number and the MSB is set to 1. The binary point is assumed to the right of the MSB.

The abbreviations listed below are used in the following sections of algorithm description:

SIGN - Sign of Result EXP - Exponent of Result MAN - Mantissa of Result SIGN (TOS) - Sign of Top of Stack

EXP (TOS) - Exponent of Top of Stack MAN (TOS) - Mantissa of Top of Stack SIGN (NOS) - Sign of Next on Stack

EXP (NOS) - Exponent of Next on Stack MAN (NOS) - Mantissa of Next on Stack

3. Floating-Point Add/Subtract

The floating-point add and subtract essentially use the same algorithm. The only difference is that floating-point subtract changes the sign of the floating-point number at top of stack and then performs the floating-point add.

The following is a step by step description of a floating-point add algorithm (Figure 1):

- a Unpack TOS and NOS.
- h. The exponent of TOS is compared to the exponent of
- c. If the exponents are equal, go to step f.
- d. Right shift the mantissa of the number with the smaller exponent.
- e. Increment the smaller exponent and go to step b.
- Set sign of result to sign of larger number.
- Set exponent of result to exponent of larger number.
- If sign of the two numbers are not equal, go to m.
- i. Add Mantissas. Right shift resultant mantissa by 1 and increment exponent of result by 1.
- k. If MSB of exponent changes from 1 to 0 as a result of the increment, set overflow status.
- I. Round if necessary and exit.
- m. Subtract smaller mantissa from larger mantissa.
- Left shift mantissa and decrement exponent of result.
- If MSB of exponent changes from 0 to 1 as a result of the decrement, set underflow status and exit.
- p. If the MSB of the resultant mantissa = 0, go to n.
- g. Round if necessary and exit.

4. Floating-Point Multiply

Floating-point multiply basically involves the addition of the exponents and multiplication of the mantissas. The following is a step by step description of a floating multiplication algorithm (Figure 2):

- a. Check if TOS or NOS = 0.
- b. If either TOS or NOS = 0, Set result to 0 and exit.
- c. Unpack TOS and NOS.
- d. Convert EXP (TOS) and EXP (NOS) to unbiased form. EXP (TOS) = EXP (TOS) - 127₁₀EXP(NOS) = EXP(NOS) - 127₁₀
- e. Add exponents.
 - EXP = EXP (TOS) + EXP (NOS)
- f. If MSB of EXP (TOS) = MSB of EXP (NOS) = 0 and MSB of EXP = 1, then set overflow status and exit.
- g. If MSB of EXP (TOS) = MSB of EXP (NOS) = 1 and MSB of EXP = 0, then set underflow status and exit.
- h. Convert Exponent back to biased form.
 - EXP = EXP + 127₁₀
- i. If sign of TOS = sign of NOS, set sign of result to 0, else set sign of result to 1.
- Multiply mantissa.
- k. If MSB of resultant = 1, right shift mantissa by 1 and increment exponent of resultant.
- If MSB of exponent changes from 1 to 0 as a result of the increment, set overflow status.
- m. Round if necessary and exit.

5. Floating-Point Divide

The floating-point divide basically involves the subtraction of exponents and the division of mantissas. The following is a step by step description of a division algorithm (Figure 3).

- a. If TOS = 0, set divide exception error and exit.
- b. If NOS = 0, set result to 0 and exit.
- c. Unpack TOS and NOS.
- d. Convert EXP (TOS) and EXP (NOS) to unbiased form. EXP (TOS) = EXP (TOS) - 127₁₀EXP (NOS) = EXP (NOS) - 127₁₀
- e. Subtract exponent of TOS from exponent of NOS. EXP = EXP (NOS) - EXP (TOS)
- 1. If MSB of EXP (NOS) = 0, MSB of EXP (TOS) = 1 and MSB of EXP = 1, then set overflow status and exit.
- a. If MSB of EXP (NOS) = 1, MSB of EXP (TOS) = 0, and MSB of EXP = 0, then set underflow status and exit.




Figure 1. Conceptual Floating-Point Addition/Subtraction.

...

- h. Add bias to exponent of result.
- $EXP = EXP + 127_{10}$
- If sign of TOS = sign of NOS, set sign of result to 0, else set sign of result to 1.
- Divide mantissa of NOS by mantissa of TOS.
- If MSB = 0, left shift mantissa and decrement exponent of resultant, else go to n.
- If MSB of exponent changes from 0 to 1 as a result of the decrement, set underflow status.
- m. Go to k.
- n. Round if necessary and exit.

The algorithms described above provide the user a means of verifying the validity of the result. They do not necessarily reflect the exact internal sequence of the Am9512.

6. Rounding

The Am9512 adopts a rounding algorithm that is consistent with the Intel® standard for floating-point arithmetic. The following description is an excerpt from the paper published in proceedings of Compsac 77, November 1977, pp. 107-112 by Dr. John F. Palmer of Intel Corporation.

The method used for doing the rounding during floating-point arithmetic is known as "Round to Even", i.e., if the resultant number is exactly halfway between two floating point numbers, the number is rounded to the nearest floating-point number whose LSB of the mantissa is 0. In order to simplify the explanation, the algorithms will be illustrated with 4-bit arithmetic. The existence of an accumulator will be assumed as shown:

| OF B1 | B2 | B3 | B4 | G | R | ST | |
|-------|----|----|----|---|---|----|--|

The bit labels denote:

OF - The overflow bit

B1-B4 - The 4 mantissa bits

G - The Guard bit

R - The Rounding bit

ST - The "Sticky" bit




Figure 2. Conceptual Floating-Point Multiplication.

MOS SOE

The Sticky bit is set to one if any ones are shifted right of the rounding bit in the process of denormalization. If the Sticky bit becomes set, if remains set throughout the operation. All shifting in the Accumulator involves the OF, G, R and ST bits. The ST bit is not affected by left shifts but, zeros are introduced into OF by right shifts.

Rounding during addition of magnitudes - add 1 to the G position, then if G=R=ST=0, set B4 to 0 ("Rounding to Even").

Rounding during subtraction of magnitudes – if more than one left shift was performed, no rounding is needed, otherwise round the same way as addition of magnitudes.

Rounding during multiplication – let the normalized double length product be:

| | | | | | | - | 10.0 |
|----|----|----|----|----|----|----|------|
| B1 | B2 | 83 | 84 | B5 | 86 | 87 | 88 |

Then G=B5, R=B6, ST=B7 V B8. The rounding is then performed as in addition of magnitudes.

Rounding during division - let the first six bits of the normalized quotient be

| B1 | 82 | B3 | B4 | B5 | B6 | |
|----|----|----|----|----|----|--|
| | | | | | | |

Then G=B5, R=B6, ST=0 if and only if remainder = 0. The rounding is then performed as in addition of magnitudes.




Figure 3. Conceptual Floating-Point Division.

MOS-207

CHSD

CHANGE SIGN DOUBLE PRECISION

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------|---|---|---|---|---|---|---|
| Binary Coding: | SRE | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| | AD IF | | | | | | | |

Execution Time: See Table 2

Description:

The sign of the double precision TOS operand A is complemented. The double precision result R is returned to TOS. If the double precision operand A is zero, then the sign is not affected. The status bit S and Z indicate the sign of the result and if the result is zero. The status bits U, V and D are always cleared to zero.

Status Affected: S, Z. (U, V, D always zero.)

STACK CONTENTS

| | STACK CONTENTS | |
|--------|----------------|-------|
| BEFORE | | AFTER |
| A | TOS | R |
| | NOC | D |

CHANGE SIGN SINGLE PRECISION

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-----|---|---|---|---|---|---|---|
| Binary Coding: | SRE | 0 | 0 | 0 | 0 | 1 | 0 | 1 |

Hex Coding: 85 IF SRE = 1 05 IF SRE = 0 Execution Time: See Table 2

Description:

The sign of the single precision operand A at TOS is complemented. The single precision result R is returned to TOS. If the exponent field of A is zero, all bits of R will be zeros. The status bits S and Z indicate the sign of the result and if the result is zero. The status bits U, V and D are cleared to zero.

Status Affected: S, Z. (U, V, D always zero.)

| | AFTER |
|---------|-------|
| TOS | R |
| → NOS → | В |
| | С |
| | D |
| | |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|-----|---|---|---|---|---|---|---|
| g: | SRE | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Hex Coding: 80 IF SRE = 1

00 IF SRE = 0

Execution Time: 4 clock cycles

Description:

Binary Coding

The status bits S, Z, D, U. V are cleared to zero. The stack is not affected. This essentially is a no operation command as far as operands are concerned.

Status Affected: S. Z. D. U. V always zero.

DOUBLE PRECISION FLOATING-POINT SUBTRACT

Binary Coding: SRE

AA IF SRE = 1 Hex Coding: 2A IF SRE = 0

Execution Time: See Table 2

Description:

The double precision operand A at TOS is subtracted from the double precision operand B at NOS. The result is rounded to obtain the final double precision result R which is returned to TOS. The status bits S. Z. U and V are affected to report sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit D will be cleared to zero.

Status Affected: S. Z. U. V. (D always zero.)

STACK CONTENTS

| BEFORE | | | AFTER |
|--------|---|-------|-----------|
| Α | - | - TOS | R |
| В | - | - NOS | Undefined |

DOUBLE PRECISION FLOATING-POINT ADD

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------|-----|-----|---|---|---|---|---|
| Binary Coding: | SRE | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| Hex Coding: | A9 IF | SRE | = 1 | | | | | |

29 IF SRE = 0 Execution Time: See Table 2

Description:

The double precision operand A from TOS is added to the double precision operand B from NOS. The result is rounded to obtain the final double precision result R which is returned to TOS. The status bits S. Z. U and V are affected to report sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit D will be cleared to zero.

Status Affected: S. Z. U. V. (D always zero.)

STACK CONTENTS

| BEFORE | | | | AFTER | |
|--------|---|---------|---|-----------|--|
| A | 4 | - TOS - | - | R | |
| В | - | - NOS - | - | Undefined | |
| В | • | - NOS - | | Undefined | |

DOUBLE PRECISION FLOATING-POINT MULTIPLY

Binary Coding: SRE

Hex Coding: AR IF SRF = 1 2B IF SRE = 0

Execution Time: See Table 2

Description: The double precision operand A from TOS is multiplied by the double precision operand B from NOS. The result is rounded to obtain the final double precision result R which is returned to TOS. The status bits S. Z. U and V are affected to report sign of the result, if the result is zero, exponent underflow and exponent

overflow respectively. The status bit D will be cleared to zero. Status Affected: S, Z, U, V. (D always zero.)

| BEFORE | | AFTER |
|--------|---------|-----------|
| Α | → TOS → | R |
| В | NOS - | Undefined |

DDIV

DOUBLE PRECISION FLOATING-POINT DIVIDE


Execution Time: See Table 2

Description:

The double precision operand B from NOS is divided by the double precision operand A from TOS. The result (quotient) is rounded to obtain the final double precision result R which is returned to TOS. The status bits, S, Z, D, U and V are affected to report sign of the result, if the result is zero, attempt to divide by zero, exponent underflow and exponent overflow respectively.

Status Affected: S. Z. D. U. V.

STACK CONTENT



Note: If A is zero, then R = B (Divide exception).

SADD

SINGLE PRECISION FLOATING-POINT ADD


| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|---------|---|---|---|---|---|---|---|
| Binary Coding: | SRE | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| | 81 IF : | | | | | | | |

Execution Time: See Table 2
Description:

The single precision operand A from TOS is added to the single precision operand B from NOS. The result is rounded to obtain the final single precision result R which is returned to TOS. The status bits S, Z, U and V are affected to report the sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit D will be cleared to zero.

Status Affected: S, Z, U, V. (D always zero.)

STACK CONTENT



SSUB

SINGLE PRECISION FLOATING-POINT SUBTRACT


| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------------|---------|-------|---|---|---|---|---|---|
| Binary Coding: | SRE | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| | 82 IF : | | | 0 | | | | |
| Execution Time | : See | Table | 2 | | | | | |

Description:

The single precision operand A at TOS is subtracted from the single precision operand B at NOS. The result is rounded to obtain the final single precision result R which is returned to TOS. The status bits S, Z, U and V are affected to report the sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit D will be cleared to zero.

Status Affected: S, Z, U, V. (D always zero.)

STACK CONTENTS



SMUL

SINGLE PRECISION FLOATING-POINT MULTIPLY


| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------|-----|-----|---|---|---|---|---|
| Binary Coding: | SRE | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| Hex Coding: | 83 IF | SRE | = 1 | | | | | |

03 IF SRE = 0

Execution Time: See Table 2 Description:

The single precision operand A from TOS is multiplied by the single precision operand B from NOS. The result is rounded to obtain the final single precision result R which is returned to TOS. The status bits S, Z, U and V are affected to report the sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit D will be cleared to zero.

Status Affected: S, Z, U, V. (D always zero.)



SDIV

SINGLE PRECISION FLOATING-POINT DIVIDE

7 6 5 4 3 2 1 0

Binary Coding: SRE 0 0 0 0 1 0 0

Hex Coding: 84 IF SRE = 1

04 IF SRE = 0

Execution Time: See Table 2
Description:

The single precision operand B from NOS is divided by the single precision operand A from TOS. The result (quotient) is rounded to obtain the final result R which is returned to TOS. The status bits S, Z, D, U and V are affected to report the sign of the result, if the result is zero, attempt to divide by zero, exponent underflow and exponent overflow respectively.

Status Affected: S. Z. D. U. V

STACK CONTENTS



Note: If exponent field of A is zero then R = B (Divide exception).

POPS

POP STACK SINGLE PRECISION

7 6 5 4 3 2 1 0

Binary Coding: SRE 0 0 0 0 1 1 1 1

Hex Coding: 87 IF SRE = 1

07 IF SRE = 0

Execution Time: See Table 2

Description:

The single precision operand A is popped from the stack. The internal stack control mechanism is such that A will be written at the bottom of the stack. The status bits S and Z are affected to report the sign of the new operand at TOS and if it is zero, respectively. The status bits U, V and D will be cleared to zero. Note that only the exponent field of the new TOS is checked for zero. If it is zero status bit Z will set to 1.

Status Affected: S, Z. (U, V, D always zero.)

STACK CONTENTS

| BEFORE | | AFTER |
|--------|---------|-------|
| A | → TOS → | В |
| В | → NOS → | С |
| С | | D |
| D | | A |

PTOD

PUSH STACK DOUBLE PRECISION

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-----|---|---|---|---|---|---|---|
| Binary Coding: | SRE | 0 | 1 | 0 | 1 | 1 | 1 | 0 |

Hex Coding: AE IF SRE = 1 2E IF SRE = 0

Execution Time: See Table 2

Description:

The double precision operand A from the TOS is pushed back on to the stack. This is is effectively a duplication of A into two consecutive stack locations. The status S and Z are affected to report sign of the new TOS and if the new TOS is zero respectively. The status bits U, V and D will be cleared to zero.

Status Affected: S, Z. (U, V, D always zero.)

STACK CONTENTS

| BEFORE | | AFTER |
|--------|---------|-------|
| A | → TOS → | A |
| В | NOS | A |

PTOS

PUSH STACK SINGLE PRECISION

7 6 5 4 3 2 1 0

Binary Coding: SRE 0 0 0 0 1 1 0

Hex Coding: 86 IF SRE = 1

06 IF SRE = 0 Execution Time: See Table 2

Description:

This instruction effectively pushes the single precision operand from TOS on to the stack. This amounts to duplicating the operand at two locations in the stack. However, if the operand at TOS prior to the PTOS command has only its exponent field as zero, the new content of the TOS will all be zeroes. The contents of NOS will be an exact copy of the old TOS. The status bits S and Z are affected to report the sign of the new TOS and if the content of TOS is zero, respectively. The status bits U, V and D will be cleared to zero.

Status Affected: S, Z. (U, V, D always zero.)

STACK CONTENTS

| BEFORE | | AFTER |
|--------|---------|-------------|
| A | → TOS → | A* See note |
| В | → NOS → | A |
| C | | В |
| D | | С |

Note: $A^* = A$ if Exponent field of A is not zero. $A^* = 0$ if Exponent field of A is zero.

POPD

POP STACK DOUBLE PRECISION

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------|-----|-----|---|---|---|---|---|
| Binary Coding: | SRE | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| Hex Coding: | AF IF | SRE | = 1 | | | | | |

Hex Coding: AF IF SRE = 1 2F IF SRE = 0

Execution Time: See Table 2

Description:

The double precision operand A is popped from the stack. The internal stack control mechanism is such that A will be written at the bottom of the stack. This operation has the same effect as exchanging TOS and NOS. The status bits S and Z are affected to report the sign of the new operand at TOS and if it is zero, respectively. The status bits U, V and D will be cleared to zero.

Status Affected: S, Z (U, V and D always zero.)

STACK CONTENTS

| BEFORE | | | AFTER | |
|--------|---|------------|-------|--|
| Α | - | — TOS — — | В | |
| В | - | - NOS | A | |
| | | _ | | |

XCHS

EXCHANGE TOS AND NOS SINGLE-PRECISION

| Binary Coding: SRE 0 0 0 1 0 0 | 0 | Binary Coding: |
|--------------------------------|---|----------------|

Hex Coding: 88 IF SRE = 1 08 IF SRE = 0

Execution Time: See Table 2

Description:

The single precision operand A at the TOS and the single precision operand B at the NOS are exchanged. After execution, B is at the TOS and A is at the NOS. All other operands are unchanged.

STACK CONTENTS

Status Affected: S, Z (U, V and D always zero.)




Figure 4. Am9512 to Am8085 Interface.

| Am9512 | | | |
|-----------|---------------|---------------------|-----------------|
| MILIMIYAM | RATINGS hevon | d which useful life | may be impaired |


| MAXIMUM HATINGS beyond which useful life may be | impaired |
|-------------------------------------------------|----------------|
| Storage Temperature | -65 to +150°C |
| Vpp with Respect to Vss | -0.5 to +15.0V |
| Vcc with Respect to Vss | -0.5 to +7.0V |
| All Signal Voltages with Respect to VSS | -0.5 to +7.0V |
| Power Dissination (Package Limitation) | 2.0W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

ELECTRICAL CHARACTERISTICS Over Operating Range (Note 1)

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
|----------------------|---------------------|--------------------------|------|-----------|------|-------|
| VOH | Output HIGH Voltage | IOH = -200μA | 3.7 | | 82 | Volts |
| VOL | Output LOW Voltage | IOL = 3.2mA | | | 0.4 | Volts |
| VIH | Input HIGH Voltage | | 2.0 | | VCC | Volts |
| VIL | Input LOW Voltage | | -0.5 | | 0.8 | Volts |
| IIX | Input Load Current | VSS ≤ VI ≤ VCC | | | ±10 | μА |
| IOZ Data Bus Leakage | VO = 0.4V | | | 10 | μА | |
| | | VO = VCC | | - 17-0 | 10 | 1,000 |
| ICC VCC Supply Curr | | T _A = +25°C | | 50 | 90 | |
| | VCC Supply Current | T _A = 0°C | | | 95 | mA |
| | | T _A = -55°C | | | 100 | 100 |
| | | T _A = +25°C | | 50 | 90 | |
| IDD | VDD Supply Current | T _A = 0°C | | 101700000 | 95 | mA |
| | | T _A = -55°C | | e (1) e | 100 | |
| co | Output Capacitance | | | 8 | 10 | pF |
| CI | Input Capacitance | fc = 1.0MHz, Inputs = 0V | | 5 | 8 | pF |
| CIO | I/O Capacitance | | | 10 | 12 | pF |

INPUT AND OUTPUT WAVEFORMS FOR AC TESTS



SWITCHING CHARACTERISTICS


| arameters Description | | Am9 Min | 512DC Max | Am95 Min | 12-1DC Max | Units |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|----------------|--------------|-------------|-------------------|-------|
| TAPW FACK LOW Pulse Width | | 100 | | 75 | | ns |
| TCDB C/D to RD LOW Set-up Time | | 0 | | 0 | | ns |
| CDW C/D to WR LOW Set-up Time | | | | 0 | | ns |
| CPH Clock Pulse HIGH Width | | | 500 | 140 | 500 | ns |
| TCPL Clock Pulse LOW Width | | 200 | | 160 | | ns |
| TCSP CS LOW to PAUSE LOW Delay (Note 5) | | 2.0 | 150 | | 100 | ns |
| TCSR CS to RD LOW Set-up Time | | 0 | 130 | 0 | 100 | ns |
| TCSW CS LOW to WR LOW Set-up Time | | 0 | | 0 | | ns |
| TCY Clock Period | | 480 | 5000 | 320 | 2000 | ns |
| TDW Data Valid to WR HIGH Delay | | 150 | | 100 | RATE OF THE SHAPE | ns |
| TEAE EACK LOW to END LOW Delay | | 100 | 200 | 100 | 175 | ns |
| TEHPHR END HIGH to PAUSE HIGH Data Read whe | in Rusy | | 5.5TCY+300 | | 5.5TCY+200 | ns |
| | | | 200 | | 175 | ns |
| | END HIGH Pulse Width | | 200 | 300 | | ns |
| | Execution Time | | See T | able 2 | | ns |
| | Data Bus Output Valid to PAUSE HIGH Delay | | 000 1 | 0 | | ns |
| | Data | 0 3.5TCY+50 | 5.5TCY+300 | 3.5TCY+50 | 5.5TCY+200 | ns |
| PAUSE LOW Pulse Width Read | Status | 1.5TCY+50 | 3.5TCY+300 | 1.5TCY+50 | 3.5TCY+200 | |
| CARCUTE ON A STATE OF THE STATE | Data | | See T | able 2 | | 1 22 |
| TPPWRB END HIGH to PAUSE HIGH Read when Bus | Status | 1.5TCY+50 | 3.5TCY+300 | 1.5TCY+50 | 3.5TCY+200 | ns |
| PAUSE LOW Pulse Width Write when Not B | lusy | | TCSW+50 | | TCSW+50 | ns |
| TPPWWB PAUSE LOW Pulse Width Write when Busy | | | See Table 2 | | | ns |
| PAUSE HIGH to Read HIGH Hold Time | | 0 | | 0 | | ns |
| TPW PAUSE HIGH to Write HIGH Hold Time | | 0 | | 0 | | ns |
| TRCD RD HIGH to C/D Hold Time | | 0 | | 0 | | ns |
| TRCS RD HIGH to CS HIGH Hold Time | 7:11 | 0 | - | - 0 | | ns |
| TRO RD LOW to Data Bus On Delay | | 50 | | 50 | | ns |
| TRZ RD HIGH to Data Bus Off Delay | | 50 | 200 | 50 | 150 | ns |
| TSAPW SVACK LOW Pulse Width | | 100 | | 75 | | ns |
| TSAR SVACK LOW to SVREQ LOW Delay | - 1 day - 1 | - A.B. | 300 | | 200 | ns |
| TWCD WR HIGH to C/D Hold Time | | 60 | | 30 | | ns |
| TWCS WR HIGH to CS HIGH Hold Time | | 60 | | 30 | | ns |
| TWD WR HIGH to Data Bus Hold Time | | 20 | | 20 | | ns |

NOTES

- Typical values are for T_A = 25°C, nominal supply voltages and nominal processing parameters.
- 2. Switching parameters are listed in alphabetical order.
- Test conditions assume transition times of 20ns or less, output loading of one TTL gate plus 100pF and timing reference levels of 0.8V and 2.0V.
- END HIGH pulse width is specified for EACK tied to VSS. Otherwise TEAE applies.
- 5. PAUSE is pulled low for both command and data operations.
 6. TEX is the execution time of the current command (see the
- TEX is the execution time of the current command (see the Command Execution Times table).
- PAUSE will go low at this point if CS is low and RD and WR are high.


TIMING DIAGRAMS

READ OPERATION




MOS-208

OPERAND READ WHEN Am9512 IS BUSY




TIMING DIAGRAMS (Cont.)

OPERAND ENTRY




MOS-210

COMMAND OR DATA WRITE WHEN Am9512 IS BUSY



TIMING DIAGRAMS (Cont.)

COMMAND INITIATION



MOS-212

APPENDIX C DESIGNER'S CHECKLIST

The interfaces to the Am9511A and Am9512 are very similar. Most the common problems are shared by the two devices. The following problems usually occur due to the user's insufficient understanding of the data sheet:

- 1. 8085A Systems. The most common error is that the user tics the PAUSE output directly to the READY input. The 8085A READY sampling time is such that when the PAUSE comes out of the Am9511A, the 8085A has already passed the decision point for going into the WAIT State. The observed symptom is that the user will read the contents of the Command Register after a command has been issued. The solution is to use a flip-flop to advance the effective PAUSE by one clock period whenever there is an Am9511A access. This problem does not apply to the Am9512 since the Am9512 was designed for the 8085A. (Am9511A was designed for the 8080A).
- 2. Z80 Systems. The most common timing violation is the Chip Select to Read time. Many Z80 users derive the Chip Select for the Am9511A/12 from an address decoder strobed by IORQ. The Read input of the Am9511A/12 comes directly from RD. Since IORQ and RD are initiated simultaneously from the Z80, the Chip Select will reach the Am9511A/12 later than the RD signal by the propagation delay time of the address decoder. This violates the Chip Select to Read set-up time of Ons. The solution to this problem is that IORQ should strobe the RD signal instead of the chip select decoder. For the Am9512, the PAUSE should also be gated with IORQ.
- 8080A Systems. The 8080A interface to the Am9512 requires the PAUSE output be gated with IOR or IOW because the

- PAUSE on the Am9512 follows the Chip Select inputs. In a typical 8080A system, Chip Select is derived from a straight address decode. If the PAUSE output is not gated, the PAUSE output will come out during a memory access whose address corresponds to the I/O address and the system will be hung up.
- 4. 6800 Systems. The most common error is the failure to put the system into a WAIT State. The symptom is the same as described in the 8085A systems. The solution requires a oneshot instead of the flip-flop because of the lack of suitable clock edges to trigger the flip-flops in a 6800 system.
- 5. PlAs. Some users try to interface a M6800-type microprocessor (6502, 6800, 6809) with the Am9511A/12 through a Peripheral Interface Adapter. The most common error is the failure to satisfy the WR HIGH to CS HIGH (or C/D) hold time requirement for the device.
- 6. WAIT State Requirement. Some users take the Chip Select of the Am9511A to set a flip-flop which causes the CPU to go into a WAIT State. The PAUSE signal is then supposed to reset the flip-flop. This method will fail for some Am9511A's because the minimum PAUSE pulse width during a Write cycle is Ons. That is, there may be no PAUSE signal during a Write cycle to reset the flip-flop.
- END Signal. For the Am9511A the END signal is asserted Low. For the Am9512 the END signal is asserted High.

ADVANCED MICRO MICRO DEVICES, INC. 901 Thompson Place P.O. Box 3453 Sunnyvale, California 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306 TOLL FREE (800) 538-8450 CD-MU-5M-8-86-0